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ABSTRACT
This dissertation addresses many of the operational challenges of flying capacitor multi-level
(FCML) converters and introduces new techniques to improve performance. First, start-up
and a new method to extract power from within an FCML converter at a naturally occurring
low-voltage node are investigated with a 5-level FCML converter. The introduction of the
auxiliary power supplied induces an undesirable imbalance in the flying capacitors, which
increases switch stress and induces additional harmonics in the output current. To reduce
the induced imbalance, active balancing is implemented with a single voltage measurement
of one specific flying capacitor. To correct for flying capacitor imbalance for more generic
conditions, valley current detection has previously been proposed. However, prior work did
not account for light load conditions, which we show to be challenging for traditional duty
cycle compensation. Here we derive the light load conditions that lead to instability, and
propose a new constant effective duty cycle compensation method for active balancing across
the full load range. The effectiveness of the method is successfully demonstrated on a 4-level
FCML prototype in light load and full load conditions.
Quasi square wave zero voltage switching (ZVS) reduces switching losses and has been
demonstrated at specific duty cycles for FCML converters in prior work. Here, we derive the
fundamental limitations imposed by the FCML topology and show how the ZVS operating
range can be extended through specific design choices. The results are demonstrated on
an experimental 4-level hardware prototype, achieving step-down operation with a 1 kVdc
input. The 4-level prototype also serves as an early stage proof of concept for high-voltage
operation with 650 V GaN switches, as previous FCML designs utilized a higher number of
FCML levels with lower voltage rated switches.
As a final application of these techniques, a 1.5 kV, 15 kW, 3-phase solar photovoltaic
ii
(PV) inverter has been designed and implemented. The 5-level converter achieves a peak
efficiency of 98.5% and demonstrates 3-phase operation with a Total Harmonic Distortion
(THD) of less than 0.25%.
iii
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CHAPTER 1
INTRODUCTION
Power electronics play an ever increasing role in our every day life. Electric vehicles are
seeing wider adoption, LED lights provide highly efficient lumens and renewable energy
sources such as wind and solar photovoltaic panels are growing in adoption, and all of these
advances are made possible by improvements in power electronics. To provide context,
estimates state that over 80% of U.S. electricity will flow through power electronics by 2030,
compared with only 30% in 2005 [1].
For these and many other applications, power converters need to supply regulation at high
efficiency, low volume and low cost. Conventional topologies such as the buck, boost, and
SEPIC [2] rely on two-switch control and heavily rely on inductors as the filtering element.
Recently, hybrid switched-capacitor (SC) converters have gained adoption in high efficiency,
high power density converters. These hybrid converters utilize capacitive energy storage
elements to reduce the filtering burden on the inductors. This leads to lower overall volume
of the system. Most of the volume benefit derives from the higher energy density found in the
capacitive elements used in power converters compared to similar power level inductors [3–5].
In addition, many of these hybrid SC converters have also taken advantage of the advances
in wide-bandgap power switching devices. The low switching losses and improved figures of
merit of SiC and GaN devices are used to great effect in hybrid SC converters that utilize
more devices, high switching frequencies and modular layouts.
The focus of this dissertation is the flying-capacitor multi-level (FCML) converter, a spe-
cific hybrid SC topology. The FCML is not a new topology [6] but has seen renewed interest
due in part to two trends in power electronics. The first is the aforementioned WBG power
switches, which help offset the topologies requirement for many switching devices in series.
The second is the advancement of low cost, efficient, and high IO count microcontrollers,
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which provide the control of the multiple PWM control signals. With the combination of
these advancements, the FCML topology provides opportunities for high efficiency and low
volume power converters with excellent voltage regulation capabilities.
While WBG semiconductors and low cost controllers help enable the success the of FCML
converters, my work has focused on addressing many of the barriers to adoption posed by
this complex topology. This dissertation covers my work in this field, and proposed methods
for auxiliary power supplies sourced from within the FCML, active voltage balancing of the
flying capacitors, and design considerations for zero voltage switching to improve efficiency.
These methods are then utilized to design a high performance solar PV inverter.
1.1 Organization of this Dissertation
The work in this dissertation is organized as follows:
1. Chapter 2: Auxiliary Power and Voltage Based Flying Capacitor Balancing
For many FCML applications, an auxiliary supply for control or secondary loads (fans,
user interface) is required for operation. In this work [7], I showed how the auxiliary
power can be sourced from within the FCML converter, at a naturally occurring low-
voltage node, VUAX , in Figure 1.1. For step-down conversion, this lower voltage node
reduces the voltage rating requirements for the auxiliary converter, as well as the step-
down ratio, leading to a smaller, more efficient auxiliary converter. However, sourcing
power from within the FCML converter leads to an imbalance in the flying capacitor
voltages, which is detrimental to switch voltage stress and capacitor ratings.
To correct for the flying capacitor imbalance, active balancing is applied through duty
cycle and phase adjustments. The cause of the imbalance is derived from first prin-
ciples, in addition to the duty cycle and phase adjustments needed to correct the im-
balance over the full duty cycle range of the converter. The active balancing method
proposed uses feedback by measuring a single flying capacitor voltage. In addition, the
chapter derives the power limits of the auxiliary converter.
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Figure 1.1: Auxiliary power is drawn from the VAUX node at a reduced voltage when
compared to the input voltage.
As the individual switches in an FCML converter are only rated for a fraction of the
input voltage, start-up is a challenge. To account for this, a start-up circuit is proposed
and implemented for the FCML converter and auxiliary power supply. Auxiliary power,
active balancing and start-up results are validated with an experimental 5-level FCML
prototype.
2. Chapter 3: Active Voltage Balancing in Flying Capacitor Multi-Level Converters with
Valley Current Detection and Constant Effective Duty Cycle Control
While [7] applied active balancing in the case of a specific induced flying capacitor im-
balance, a more robust solution that is suitable for any imbalance was desired. Prior
work [8] proposed a valley current detection method for flying capacitor balancing.
However, this work did not address light load conditions, which were shown in [9] to
introduce challenges in duty cycle compensation methods. In this work [10, 11], we
used valley current detection with the proposed constant effective duty cycle (CEDC)
method to address the light load issue and provide a robust solution for FCML con-
verters with more than three levels. The challenges of light load control were shown
and the limit for which light load control is stable was derived from first principles.
Using these first principles, we showed how the proposed CEDC method is effective for
all loading conditions, and furthermore is applicable to converters of more than three
3
levels. The proposed method was validated with a 4-level experimental prototype,
and demonstrated excellent flying capacitor balancing with multiple types of induced
imbalances. Figure 1.2 shows the active balancing results in a light load case with the
proposed CEDC method.
Figure 1.2: The proposed CEDC method with valley current detection adjusts duty cycle
and phase of the control signals to balance the flying capacitors across all load conditions.
3. Chapter 4: Design for Zero Voltage Switching
This chapter has two main research contributions. First, this work was the first to
demonstrate an FCML converter operating with 650 V GaN devices. Second, we
built on previous work [12] by deriving the operating conditions for which zero voltage
switching (ZVS) is achievable.
Previous FCML converter designs targeting 1 kV operation utilized GaN switches
rated for 200 V or less. While these design were effective, the lower voltage rated
switches required high level counts (9- to 13-levels) and thus a high component count.
This work [13] explored an alternative approach, using 650 V GaN devices and a 4-
level FCML converter for 1 kV bi-directional operation. To meet the high-voltage
requirements, new switching cells were designed with 650 V GaN Systems switches.
For high-voltage gate drive power, the cascaded boot-strap [14] was adopted with 600 V
bootstrap diodes. For thermal considerations, bottom-side cooled GaN devices were
chosen and all components were placed on the top side, allowing for back-side cooling.
This design decision reduced the complexity of mounting the heat sink, as the heat
sink was able to interface directly to the PCB rather than to the GaN devices.
4
Figure 1.3: The minimum switching frequency of the converter as a function of load
current and duty cycle.
Cfly Ripple
ZVSZVS ZVS
ISAT ISAT
Figure 1.4: ZVS is only possible for some regions of operating duty cycle and load. Other
regions are limited by inductor saturation, flying capacitor ripple or gate driver power
operation (depicted in yellow).
Quasi square wave ZVS [15] reduces switching losses and has been applied for FCML
converters in the past [12]. However, due to the nature of FCML converters, ZVS is
not achievable at all duty cycles with conventional phase-shifted PWM (PS-PWM)
control. This work derived the required operating conditions for ZVS operation, and
derived the fundamental FCML design specifications that limit the range over which
ZVS operation is practical, as shown in Figures 1.3 and 1.4. An experimental 4-level
FCML prototype was used to validate 1 kV operation, ZVS and the benefits of ZVS
operation.
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4. Chapter 5: Design Optimization of a 1500 V GaN Based Solar Inverter Using Flying
Capacitor Multi-Level Converter Stages
This chapter applies the concepts and methods developed in previous chapters to
design, implement and test a 3-phase solar PV inverter with a maximum working
voltage of 1500 V. The adoption of high-voltage solar PV systems has been driven
by the desire to drive down system costs in large scale commercial solar installations.
However, the high-voltage requirements prevent the usage of GaN power switching
devices, which have excellent FOM compared to silicon counterparts. To improve
the power density (and thus lower installation costs) while maintaining high efficiency
power conversion, this chapter discusses the design optimization, implementation and
testing of a 5-level FCML inverter (shown in Figure 1.5) with 650 V rate GaN devices.
Figure 1.5: The 5-level FCML single-phase inverter.
Not included in this dissertation, but closely related, is the work I co-authored in [16].
With conventional operation of FCML converters, the work in [12, 13] showed that ZVS
cannot be achieved across the full range of duty cycles with conventional PS-PWM control.
However, in this work we showed that the low current ripple “valleys” that prevent ZVS at
specific duty cycles can be avoided by dynamically changing the number of levels. Note that
the FCML level changing method had been proposed by [17] with the purpose of reducing
the inductor ripple. Here we applied the method for the opposite purpose - to maintain ZVS
our proposed method changes the number of levels to increase the inductor current ripple.
This was demonstrated with a 5-level FCML converter, which operated as a 4-level converter
6
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Figure 1.6: By switching between 4 and 5 level operation, ZVS can be maintained without
violating the minimum switching frequency of the converter.
at the 5-level valleys, as shown in Figure 1.6.
With this design approach, ZVS can be achieved over the full duty cycle range of the
converter. However, to switch between 5-level and 4-level operation, the flying capacitors
must rebalance at each transition between levels. To reduce the balancing time and aide the
natural balancing for the FCML converter, we apply a period of active balancing using the
CEDC method proposed in [10].
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CHAPTER 2
AUXILIARY POWER AND VOLTAGE BASED
FLYING CAPACITOR BALANCING
2.1 Motivation
Flying capacitor multi-level (FCML) converters [6, 18–20] have recently demonstrated com-
pact and high efficiency power conversion [21–34] in commercial scale (2 kW and below)
applications. These converters are suitable for high power density solar [35] and motor
drive [23, 24, 28] applications, and require “housekeeping” or auxiliary power supplies to
power controllers, gate drivers and occasionally secondary subsystems beyond the primary
load. A conventional design approach to the auxiliary power supplies is to source a sec-
ond power supply from the input voltage. Traditionally, fly-back converters or other large
step-down ratio topologies are used. In another example, the work in [36] proposed to use
a FCML converter to provide the high step-down conversion for an auxiliary power supply.
In this and other approaches, the auxiliary power supply must be rated for the full input
voltage and often must perform at an extreme step-down ratio. The high voltage rating
requirement leads to a relatively low switching frequency to keep losses low, resulting in
large passive components.
An alternative approach, discussed in this work, is to source the auxiliary power converter
from a naturally occurring low-voltage node within the FCML converter. It should be noted
that this approach is only possible for multi-level topologies, making it a unique beneficial
feature that is exploited here for auxiliary power supply volume reduction. For a FCML
converter with N levels, this reduces the voltage stress of the auxiliary power converter
from VIN to VIN/(N − 1). However, by sourcing power from within the FCML converter,
an inherent imbalance is introduced into the flying capacitors leading to higher voltage
stress [37] and higher-order harmonics in the inductor current ripple. While the natural self
8
balancing [38–51] inherent to the FCML converter compensates for some of the effects of the
induced imbalance, in this work we show how duty cycle [25,27,52–57] and phase adjustments
to the phase-shifted pulse-width modulated (PSPWM) control signals [6, 35, 58–64] can be
used to actively balance the flying capacitors to compensate for the power drawn by the
auxiliary supply.
Figure 2.1: 5-level FCML converter with a U.S. penny as reference.
One of the additional challenges in these applications is meeting the start-up requirements.
For a stand-alone converter, the start-up circuitry must power the control and gate driving
circuits until the auxiliary power converter can supply the power. In addition, the start-
up circuit must soft-start the FCML converter [65, 66] to prevent damage to the device
components, in particular the switches, which are typically rated for a fraction of the input
voltage. This work presents a start-up circuit that supplies power directly to the auxiliary
power converter rather than directly to the controller and gate drivers. This scheme reduces
the voltage step-down requirements of the start-up power supply, which yields an increase
in efficiency and in turn a reduction in size of the start-up circuitry heat-sink. In addition,
the solution reduces the supply current requirements while reusing existing auxiliary supply
components.
This is the first work to demonstrate an auxiliary power supply sourced from within a 5-
level FCML converter with an integrated start-up circuit. Key contributions are the detailed
derivation of the flying capacitor voltage balancing challenges, along with a proposed control
technique to solve those issues. We propose a novel active balancing technique to the flying
capacitors through adjustments to the duty cycle and phase shifts of the PSPWM scheme
and demonstrate the effectiveness in a hardware prototype, shown in Figure 2.1. Portions
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Figure 2.2: Schematic of a 5-level FCML converter, and the proposed auxiliary power
converter.
of this work were previously published in conference papers [25, 27]. This chapter includes
additional analysis of the active balancing method, derives from fundamental principles the
power limitations inherent to the active balancing method, details the full start-up sequence
and provides additional experimental results.
The remainder of the chapter is organized as follows: Section 2.2 introduces the aux-
iliary power supply and the benefits of sourcing power from within the FCML converter;
Section 2.3 reviews the fundamental flying capacitor balancing mechanism and derives the
active balancing method for all ranges of duty cycles in a 5-level FCML converter; Section 2.4
presents the start-up and soft-start circuits; Section2.5 presents the control implementation;
Section 2.6 demonstrates the performance of the auxiliary power supply and active balancing
in hardware; and Section 2.7 summarizes the contribution of the chapter.
Table 2.1: Design Specifications.
VIN 240 V DC
VOUT DC 0-240 V
POUT 600 W
fsw 120 kHz
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2.2 Auxiliary Power Supply
Figure 2.2 shows a high-level schematic of the 5-level FCML converter and the auxiliary
power converter with start-up circuitry. Table 2.1 provides the design specifications of the
FCML converter. In conventional FCML operation, switch pairs Sia and Sib operate in
complementary fashion. The nominal capacitor voltages decrease in value by VIN/(N − 1)
for each flying capacitor such that for this 5-level FCML: VC3 = 3·VIN/4, VC2 = 2·V IN/4
and VC1 = 1·VIN/4. This leads to a switch voltage stress of VIN/(N − 1) for all switches.
In this work, the auxiliary power converter is sourced from within the FCML converter, at
the node labeled “VAUX” in Figure 2.2. In this first node after the input, the voltage will
switch from 0 V (when S4b is closed) to VIN/(N − 1) (when S4a is closed), regardless of duty
cycle for any N-Level FCML converter. Through inspection it can be determined that all
other nodes in the FCML converter will switch to higher voltages than VIN/(N − 1) when
switched through all ranges of duty cycles.
The node VAUX thus represents an opportunity to extract power from the FCML converter
itself to provide power for low-voltage loads (e.g., digital logic, sensing, fans, etc.) through
an auxiliary dc-dc converter with reduced step-down voltage requirements compared to con-
ventional techniques. In the example of Figure 2.2, the auxiliary dc-dc converter can be
rated for VIN/4, rather than VIN , yielding greatly reduced size and improved efficiency. In
this work, the auxiliary converter is implemented with a TI LMZ36002 integrated switched-
mode power supply (SMPS) with a supply voltage range of 4.5 V to 60 V. The converter
was configured to supply 5 V for the TI C2000 microcontroller and isolated power supplies
for the gate drivers.
2.3 Theory of Operation
The 5-level FCML converter in Figure 2.2 will be used to illustrate our proposed concept
and associated control challenges. In the conventionally employed PSPWM operation [6,19],
the output node of the FCML (Labeled VSW ) switches between adjacent voltage levels,
generating a voltage pulse train that is subsequently filtered by the output filter. This
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operation is much like a conventional buck converter, but the frequency of the pulse train
at the VSW node is (N − 1) · fsw, where fsw represents the transistor switching frequency,
Moreover the voltage pulse height seen by the inductor is reduced from VIN , (in the case of
a buck converter) to VIN/(N − 1) (in the case of the FCML converter).
These two benefits lead to a reduction in the inductor size on the order of (N − 1)2 for an
N-level FCML converter compared to a buck converter [67]. The duty cycle of the FCML
converter naturally falls into N − 1 duty cycle “ranges”, differentiated by the two voltage
levels that VSW switches between. For the 5-level FCML converter demonstrated here, we
will consider the 0-25% range (VSW between 0 and VIN/4), 25%-50% range (VSW between
VIN/4 and 2VIN/4), 50%-75% range (VSW between 2VIN/4 and 3VIN/4), and 75%-100%
range (VSW between 3VIN/4 and VIN).
0
VIN/(N-1)
1/fsw
DS1
DS3
DS2
DS4
D1 D2 D4 D8
PS2
PS4
PS3
VSW
S4a
S3a
S2a
S1a
Figure 2.3: Traditional switching signals and VSW for 0 < D < 0.25.
Table 2.2: Switch states and capacitor charge/discharge for 0 < D < 0.25.
Duty S4 S3 S2 S1 VSW C3 C2 C1
D0 0 0 0 0 0
D1 0 0 0 1 VIN/4 -
D2 0 0 1 0 VIN/4 - +
D4 0 1 0 0 VIN/4 - +
D8 1 0 0 0 VIN/4 +
2.3.1 Duty Cycles from 0-25%
For converter duty cycles between 0 and 25%, Table 2.2 shows the switch states, the corre-
sponding voltage, VSW , and the charge/discharge condition of each flying capacitor. Here,
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‘+’ denotes capacitor charging and ‘-’ denotes capacitor discharging. For example, during
duty cycle D1, switches S4b, S3b, S2b and S1a are closed while all other switches are open and
C1 discharges. Sub-periods (D1, D2, D4 and D8) are numbered based on the decimal value
of the associated switch-state in binary representation (i.e., D4 corresponds to switch state
0100). In conventional multi-level converters, all switches are operated at a constant duty
cycle, D, phase shifted by 360◦/(N − 1) as illustrated in Figure 2.3. When operated in this
manner, the FCML converter has a conversion ratio given by:
VOUT =< VSW >= D·VIN (2.1)
In this work, more fine-grained control of individual switching state duty cycles is required.
For this reason, the switching period is divided into the individual duty cycles representing
the duty cycle of each switch state, where
4∑
i=1
Di ≤ 1. Given that VSW switches between 0
and VIN/4 for the duty cycle range considered here, the output relationship becomes:
< VSW >= (D1 +D2 +D4 +D8)
VIN
4
(2.2)
Combining Equations 2.1 and 2.2, the relationship between the individual switch duty
cycles and the overall converter duty cycle is:
D1 +D2 +D4 +D8 = 4D (2.3)
Now, consider that each flying capacitor must maintain a charge balance (A·S, or amp·second)
in periodic steady state. Specifically, for C3: < ic3 >= 0. The two circuit states (D4 and
D8) where the capacitor C3 is discharged and charged, respectively, are shown schematically
in Figures 2.4 and 2.5. In normal operation, C3 will discharge at a rate of the inductor
current, IL (assumed to be constant for this analysis), during D4 and charge with the same
rate during D8. When D4 = D8 the amp·second balance is maintained. However, if a load
drawing IAUX is placed at node VAUX and is only active when VAUX is high (when S4a is
closed), then C3 will charge at the rate of IL + IAUX during D8, as shown in Figure 2.5.
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Moreover, capacitor C3 will still discharge at the rate of IL during D4, as seen in Figure 2.4.
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Figure 2.4: Current flow through C3 during D4 is IL.
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Figure 2.5: Current flow through C3 during D8 is IAUX + IL.
If D4 = D8 (as is done in conventional control), the voltage on capacitor C3 will increase
since the average capacitor current is not zero. In addition to the increased output voltage
ripple and associated control challenges, this increase in capacitor voltage also increases the
blocking voltage requirement of S3a, which is undesirable. Since the current flowing during
D8 (IAUX + IL) is higher in magnitude than during D4 (IL), the duty ratios need to be
adjusted to maintain voltage balance. Specifically, the duration of D4 must be increased
compared to D8. To determine the exact ratio, consider the amp·second balance on C3:
−D4 · IL +D8(IL + IAUX) = 0 (2.4)
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Note that if IAUX is zero (corresponding to no auxiliary load current), then D4 = D8
would satisfy this constraint. However, if IAUX is nonzero then these duty cycles cannot
be equal if balanced operation is required, and must be adjusted in relation to each other.
Moreover, to ensure that C1 and C2 also maintain an amp·second balance, the following
conditions must be satisfied with respect to other duty sub-periods:
D1 = D2 = D4 (2.5)
The ratio between the charge and discharge current of capacitor C3 can be expressed by
❘, where:
❘ =
IL
IL + IAUX
(2.6)
Finally, for a desired conversion ratio and a given ❘, this system of equations can be used
to solve for the required D8 and D4:
−❘·D4 +D8 = 0 (2.7a)
3·D4 +D8 = 4·D (2.7b)
To illustrate the time-domain effects of these constraints and our proposed control solution,
the 5-level converter was simulated in LTSpice. The converter duty ratio, D, was set to 0.125
to perform an 8-to-1 step-down. The output current (IL) was set to 10 A and the auxiliary
load current (IAUX) was set to 1 A, with the given D, IAUX , and IL yielding values of
D8 = 0.1163 and D4 = 0.1279. Figure 2.6 shows a plot of capacitor voltage over time for the
case of D1 = D2 = D4 = D8 = 0.125. At time t=0, power is drawn from the node VAUX . As
can be clearly observed, the voltage VC3 quickly becomes imbalanced. Shown in Figure 2.7
are the capacitor voltages when the duty cycles have been calculated by solving Equation
2.7. The capacitor voltages are now well-balanced.
While in the DC analysis of capacitor balancing the phase shifts do not factor into the
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Figure 2.6: VC3 is imbalanced when a load is
present at VAUX .
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derivations, once the inductor ripple is taken into account they play an important role. In
conventional phase-shifted pulse-width modulation (PSPWM) 5-level FCML control, the
four gate control signals are each phase-shifted 90◦ from each other. However, if uniform
phase shifts are employed with the modified duty cycles used here, the inductor current
does not have sufficient time during the off time between each sub-period to reset. This
is illustrated in Figure 2.8, which shows the switching signals, output and inductor current
with D = 0.125, D1 = D2 = D4 = 0.15, D8 = 0.05 and the conventional (uniform) PSPWM
operation. It can be seen that the inductor current is not the same during sub-periods D1,
D2, and D4 even though the durations of the sub-periods are equal. Simulation results shown
in Figure 2.9 verify this behavior.
This imbalance in inductor current leads to unequal charge/discharge of C2 and C1, even
though C3 is still balanced. Our proposed solution is to phase shift the signals such that for
a given sub-period, Di, the complement sub-period, D
′
i, maintains a constant ratio even as
Di is adjusted to balance the flying capacitors. For a converter duty cycle, D, the ratio for
a 5-level converter is given by:
Di
Di +D′i
= 4·D (2.8)
When the phase shifts are corrected to maintain this relationship, the inductor current
resets back to the original level and the inductor currents are again equal during D1, D2,
and D4. Figure 2.10 shows the same duty cycles phase shifted to correct for the inductor
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Figure 2.8: The conventional phase shift
leads to imbalanced charge/discharge of C1
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current ripple and Figure 2.11 shows the simulation results.
2.3.2 Duty Cycles from 25%-50%
Table 2.3 shows the switch states and capacitor charging for operation when the duty cycle
is between 25% and 50%. Unlike the previous case of 0 < D < 0.25, there are more than
two cases of charging and discharging C3. In addition, IAUX is supplied when S4 is high
over three periods (D12, D8 and D9). Despite these differences, in this duty cycle range
and in all duty cycle ranges the proposed compensation technique can be employed: adjust
periods in which C3 can be selectively charged/discharged to regulate the capacitor voltage.
To this end, notice in Table 2.3 that in the state in which VSW = 2·VIN/4 (highlighted in
the gray rows) there is no period in which C3 can be charged or discharged independent of
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Figure 2.10: Corrected phase shifts lead to
balanced charge/discharge on C1 and C2.
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Figure 2.11: Simulated results with
a the corrected phase shifts verify
capacitor balancing.
other capacitors. Specifically, C3 discharges in sub-period D6 and charges in sub-period D9,
but C1 also charges/discharges (respectively) in those same periods. Adjustments to D6 and
D9 could be used to balance C3 but would introduce an imbalance in C1. As there is no
circuit state with independent charge/discharge of C3, there is no advantage to individually
regulating the duty cycles involved (D3, D6, D12 and D9). Furthermore, D3, D6, D12 and D9
must be kept equal to each other to ensure that those periods do not introduce an imbalance
in the capacitor charge/discharge process. Equation 2.9a expresses the relationship needed
to balance C3 and Equation 2.9b shows how the converter duty cycle is maintained with
duty cycles 25%-50%:
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−2D3(1−❘)−❘·D8 +D4 = 0 (2.9a)
3·D4 +D8 + 8·D3 = 4·D (2.9b)
Table 2.3: Switch states and capacitor charge/discharge for 0.25 < D < 0.5.
Duty S4 S3 S2 S1 VSW C3 C2 C1
D1 0 0 0 1 VIN/4 -
D3 0 0 1 1 2·VIN/4 -
D2 0 0 1 0 VIN/4 - +
D6 0 1 1 0 2·VIN/4 - +
D4 0 1 0 0 VIN/4 - +
D12 1 1 0 0 2·VIN/4 +
D8 1 0 0 0 VIN/4 +
D9 1 0 0 1 2·VIN/4 + -
Although the periods that generate VSW = 2·VIN/4 must remain constant, the periods D1,
D2, D4 and D8 can still be regulated by a method similar to that used with 0 < D < 0.25.
However, as seen in Figure 2.12, D1, D2, D4 and D8 no longer correspond directly to the
duty cycles of the four phase shifted PWMs. Instead, they are decided by the duty cycles
and the phase shift of each PWM. One key aspect remains the same though: the duty cycles
of the PWMs controlling S1, S2 and S3 must remain equal to each other while the duty cycle
of the PWM controlling S4 can be regulated to balance C3. In terms of implementation,
the switch duty cycles DS1, DS2, DS3 and DS4 are adjusted to control D1, D2, D4 and D8
while the PWM phase shifts PS2, PS3 and PS4 are adjusted to keep D3, D6, D12 and D9
constant.
2.3.3 Duty Cycles from 50%-75% and 75%-100%
Table 2.4 shows the switch states and capacitor charge/discharge directions for the 5-level
FCML converter operating with duty cycles from 50% to 75%. As previously discussed, D3,
D6, D12 and D9 must again be kept equal and cannot be regulated for capacitor balancing.
However, for the set of periods (D7, D14, D13 and D11) that generate VSW = 3·VIN/4, notice
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Figure 2.12: Traditional switching signals and VSW for 0.25 < D < 0.5.
that C3 can be discharged independently of the other flying capacitors during D7. With
this in mind, one can balance C3 using the same method as applied in 0 < D < 0.25 and
0.25 < D < 0.5 to regulate D7 with respect to D14, D13 and D11 while keeping D3, D6, D12
and D9 constant. As before, DS4 is regulated with respect to DS1, DS2 and DS3 to set D7,
D14, D13 and D11 while adjusting the phase shifts keeps D3, D6, D12 and D9 constant. The
following equations must be satisfied to balance C3 and maintain the conversion ratio for
duty cycles from 50%-75%:
−2(D14 +D3)(1−❘) +D14 −❘·D7 = 0 (2.10a)
8·D3 + 3(3·D14 +D7) = 4·D (2.10b)
With duty cycles above 75%, periods D7, D14, D13 and D11 shown in Table 2.5 alternate
with the circuit state where all switches are on, D15. As in other cases, these periods are set
with the ratios and phase shifts of the four PWMs. As in the case of the duty cycle between
0 and 0.25, the phase shifts must be corrected to account for the inductor current ripple.
The following equations must be satisfied to balance C3 and maintain the conversion ratio
for duty cycles above 75%:
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Table 2.4: Switch states and capacitor charge/discharge for 0.5 < D < 0.75.
Duty S4 S3 S2 S1 VSW C3 C2 C1
D3 0 0 1 1 2·VIN/4 -
D7 0 1 1 1 3·VIN/4 -
D6 0 1 1 0 2·VIN/4 - +
D14 1 1 1 0 3·VIN/4 +
D12 1 1 0 0 2·VIN/4 +
D13 1 1 0 1 3·VIN/4 + -
D9 1 0 0 1 2·VIN/4 + -
D11 1 0 1 1 3·VIN/4 + -
Table 2.5: Switch states and capacitor charge/discharge for 0.75 < D < 1.
Duty S4 S3 S2 S1 VSW C3 C2 C1
D15 1 1 1 1 4·VIN/4
D7 0 1 1 1 3·VIN/4 -
D14 1 1 1 0 3·VIN/4 +
D13 1 1 0 1 3·VIN/4 + -
D11 1 0 1 1 3·VIN/4 + -
−2(4D15 +D14)(1−❘) +D14 −❘·D7 = 0 (2.11a)
3(3·D14 +D7)16·D15 = 4·D (2.11b)
Table 2.6 summarizes the roles of the sub-periods for each duty cycle. Sub-periods in
the “C3 Charge” and “C3 Discharge” columns are adjusted with respect to each other to
actively balance the voltage on C3 while the sub-periods in the “C3 Dependent Charging”
column remain fixed and cannot be adjusted without creating an imbalance in one or both
of the remaining flying capacitors. The sub-periods in the “Phase Adjustment” column are
used to adjust the complement sub-periods needed to account for the imbalances created by
inductor ripple current.
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Table 2.6: Summary of sub-period roles in active balancing.
Duty Cycle Range C3 Charge C3 Discharge C3 Dependent Charging Phase Adjustment
0 < D < 0.25 D8 D1 = D2 = D4 - D0
0.25 < D < 0.5 D8 D1 = D2 = D2 D3 = D6 = D12 = D9 -
0.5 < D < 0.75 D14 = D13 = D11 D7 D3 = D6 = D12 = D9 -
0.75 < D < 1 D14 = D13 = D11 D7 - D15
2.3.4 Auxiliary Power Limits
Although sourcing power from within the FCML converter reduces the voltage rating of the
auxiliary converter, it also imposes a limit to the amount of auxiliary power drawn with
respect to the power delivered to the primary load. Furthermore, the derivations presented
above considered a resistive load, while in most cases an auxiliary power converter will
present a constant power load. Moreover, the ratio of auxiliary power to output power is
in some cases dependent on the duty cycle. Here, we will first consider the case where the
duty cycle is less than 0.25 for a 5-level FCML converter. To find the limits, we consider the
output power, POUT , and the auxiliary power, PAUX :
< POUT >= IL · VOUT = IL ·D · VIN (2.12)
< PAUX >=< IAUX > ·VAUX = (D8) · IAUX ·
VIN
4
(2.13)
Now, Equations 2.12 and 2.13 can be solved for IL and IAUX respectively, in terms of
POUT , PAUX and duty cycles to substitute into Equation 2.4. Once simplified:
D4 −D8 =
4D · PAUX
POUT
(2.14)
Equations 2.14 and 2.3 form a system of equations with two equations and two unknowns.
Solving for D8 yields the equation:
D8 = D(1−
3 · PAUX
POUT
) (2.15)
Recall that active balancing seeks to reduce D8 with respect to D4 to balance the current
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through C3. The theoretical limit to which actively balancing can achieve this is at D8 = 0,
which corresponds to:
PAUX
POUT
=
1
3
(2.16)
In this case, the ratio of auxiliary power to output power is constant and not dependent on
the duty cycle. This is not always the case for other duty cycles. We also note, however, that
in practical realizations, there are sometimes limits on the minimum duty cycle (e.g., digital
PWM with minimum number of clock cycles, analog PWM with minimum bias values). The
same derivation can be made for 0.25 < D < 0.5, which gives the result:
PAUX
POUT
=
1
6D
−
1
3
(2.17)
This equations leads to interesting insights into the active balancing operation. First, at
the lower limit, D = 0.25, PAUX/POUT = 1/3 which corresponds to the limit in D < 0.25.
Second, at the upper limit of D = 0.5, PAUX/POUT = 0. This is because at D = 0.5 the
converter only switches between the set of sub-periods D3, D6, D12 and D9 in which there is
no independent charging of C3 and thus no ability to regulate VC3. Note that this behavior
agrees with the controllability analysis performed in [68]. This “valley” at a 50% duty cycle
is not common to all FCML converters. For example, the 4-level FCML converter does not
share this behavior, as each set of sub-periods exhibits independent charging of the flying
capacitor charged through the auxiliary power converter. Table 2.7 shows the switch states
and capacitor charging for operation of a 4-level FCML when the duty cycle is between 1/3
and 2/3. Note how in both sets of sub-periods (D1, D2, D4 and D3, D6, D5) independent
charging of C2 is possible. This means that the entire charging period of C2 (comprised of
D4 and D5) can be adjusted for active balancing purposes. Recall that the ability of the
4-level to balance C2 in both sub-period sets is a structural difference from the 5-level case
discussed above in which only one set of sub-periods at a time is able to contribute to the
active balancing. For the 4-level case, since the nominal sum ofD4 andD5 is always one third
of the entire period, independent of the duty cycle (within the range of 1/3 < D < 2/3), the
ratio of auxiliary power to output power is fixed and equal to one half.
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Table 2.7: Switch states and capacitor charge/discharge for 1/3 < D < 2/3 for a 4-level
FCML.
Duty S3 S2 S1 VSW C2 C1
D1 0 0 1 VIN/3 -
D3 0 1 1 2VIN/3 - -
D2 0 1 0 VIN/3 - +
D6 1 1 0 2VIN/3 +
D4 1 0 0 VIN/3 +
D5 1 0 1 2VIN/3 + -
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Figure 2.13: Plots of limits of power sourced (PAUX) from FCML converters using the
proposed method, as a function of duty cycle, for different levels.
Similar analysis shows that the 6-level FCML converter also has independent charging
for all duty cycle ranges. For converters of all levels, as the duty cycle approaches 1 the
ratio of auxiliary power to output power approaches 0 since the load current bypasses the
flying capacitors completely when power is delivered directly from the input to the output.
Figure 2.13 plots the limits over all duty cycle ranges for a range of multi-level converters.
It should be noted that in many cases, the auxiliary power is much below these limits.
For example, in [35] the auxiliary power was 9 W for a 2 kW converter. In addition, for
applications that must operate over a duty ratio range that spans a valley, designers can
either choose a number of levels that does not exhibit a valley in that duty cycle range (such
as a 6-level design) or rely on the natural balancing of the converter at the valley point, and
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rate the switches accordingly. Alternatively, if the converter quickly transitions through the
duty cycle valley (such as the case of an inverter) the auxiliary power capacitance could be
increased and the blocking diode replaced with a switch and active control to “ride through”
the valley.
Table 2.8: Component listing of the 5-Level FCML.
Component Part Number Parameters
GaN switches (S1a, S1b to S4a, S4b) EPC 2033 150 V, 7 mΩ
GaN gate driver Texas Instruments LM5113 100 V half-bridge
Flying capacitors (C1 C3) TDK C5750X6S2W225K250KA 2.2 µF
Inductor Coilcraft XAL1060-472 4.7 µH
Digital isolators Silicon Labs Si8423BB-D-IS
Power isolators Analog Devices ADUM5210
Soft-start/unfolder switches GaN Systems GS66516T 650 V, 25 mΩ
Unfolder gate grivers Fairchild Semiconductor FAN7080 GF085 625 V half-bridge
High-voltage current source IXYS IXCP10M45S 450 V, 100 mA
Auxiliary power converter Texas Instruments LMZ36002 4.5-60 V, 2 A
2.4 Start-Up
In practical implementations, start-up of auxiliary converters must be considered. Fig-
ure 2.14 shows a schematic drawing of the proposed start-up circuit [69]. An IXYS IXCP10M45S
high-voltage current regulator is programmed through RC to provide constant current to
node VS and thus power the auxiliary power converter during start-up. During this time, a
60 V zener diode, Z1, limits the voltage to within the safe operating range of the LMZ36002.
Note that the start-up circuit supplies power into the auxiliary power converter, rather than
directly to the microcontroller and isolated power supplies. While supplying power through
the auxiliary power supply introduces another power supply in the path, this approach nev-
ertheless has several benefits. First, as the start-up circuit is a constant current source,
sourcing the power to the auxiliary converter at a higher voltage (≥45 V vs. 5 V directly to
the microcontroller) provides more power for start-up. Second, the current source is tasked
with providing less of a voltage step-down, which improves efficiency. Finally, the auxil-
iary power supply input, VS, is charged and at operating voltage when the FCML is going
through its own soft start procedure, so power is not extracted from the flying capacitors
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until the start-up circuit is disabled. To this end, the “Power Good” signal is supplied from
the C2000 microcontroller and provides a method to disable the start-up power supply once
the FCML converter is in operation. Table 2.8 gives the full component list for the converter,
start-up, and soft start circuitry.
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Figure 2.14: A high-voltage current
regulator provides power to the auxiliary
power converter at node VS.
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The LMZ36002 also includes an under-voltage lock-out (UVLO) feature that is beneficial
for start-up. Under normal operation, the LMZ36002 will start operation when its input is
4.5 V. With a maximum source current of 100 mA from the IXCP10M45S current regulator,
a 4.5 V input would limit the start-up power to 0.45 W. As this may not be enough power to
start the microcontroller and isolators, the UVLO feature allows a user to set the minimum
start-up voltage. In this work, the UVLO was configured to start the LMZ36002 once VS
exceeded 45 V. With the IXCP10M45S configured to supply 40 mA, 1.8 W (in addition to
the additional energy in the auxiliary capacitor) was available for start-up power.
A soft-start circuit is also included [70] to slowly ramp the voltage of the input capacitor
and flying capacitors. Figure 2.15 shows the schematic of the soft-start circuit. After the
start-up circuit is active, the high impedance path is enabled to limit the current inrush to
the input capacitors and flying capacitors. Note that the switching signals are active at this
time to charge the flying capacitors and the output is disconnected as the current is limited
by the series resistance, RLIMIT. Once the input capacitance is charged to the input voltage,
the low impedance path is enabled and the output load can be connected. Figure 2.16 shows
26
5-level FCML
Start-up &
Soft-Start
Isolated Power
Isolated Power
Unfolder StageAuxiliary 
Power
Figure 2.16: Photograph of the experimental prototype. Flying capacitors are on the back.
an annotated photograph of the experimental 5-level prototype.
2.5 Control Implementation
In Equation 2.7, we showed how the ratio of the charge and discharge current of capacitor C3
is used to calculate the sub-period duty cycles that balance the voltage of C3. Equation 2.7
could be used along with measurements of IL and IAUX to balance the voltage of VC3,
but this method would require current measurements, which are typically less desirable than
voltage measurements owing to added power loss and sensing complexity. Instead, the control
method proposed here measures VC3 and uses proportional control to determine the PSPWM
control signals that regulate VC3 to the desired voltage, Vref (3VIN/4 in this 5-level design).
Figure 2.17 shows the voltage control loop in which the microcontroller implements the
digital proportional control, K(z), and the 5-level FCML converter is represented by H(z).
The input parameter, Vref , is set to the desired capacitor voltage and the loop is sampled
at T = 8/fswitch to allow for averaging of the ADC measurements. For each duty cycle
range, the control effort drives the error, Ve, to 0 by adjusting the C3 charge and discharge
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sub-periods (refer to Table 2.6). For all duty cycle ranges, if Ve is negative (Vc3 > Vref ) then
the C3 charge states (Table 2.6) are decreased and the C3 discharge states are increased,
and appropriate phase adjustments are made. Likewise, if Ve is positive (Vc3 < Vref ) then
the C3 charge states are increased and the C3 discharge states are decreased. For example,
for D < 0.25 and Ve negative, the PSWPM control will decrease D8 and increase D1, D2
and D4. Likewise, D
′
8 will be decreased and D
′
1, D
′
2 and D
′
4 increased through specific phase
adjustments according to Section 2.3.1. Note that each sub-period is generally not equal
to a duty cycle or phase shift in the PSPWM signals sent to each switch, but rather each
sub-period is the result of a combination of all of the duty cycles and phase shifts of the
PSPWM signals. For example, sub-period D3 is not set directly in the microcontroller, but
is set by the combination of the duty cycle of S1 and the phase shift of S2. To this end,
the digital control adjusts the duty cycles and phase shifts of each switch control signal to
generate the specific sub-periods needed to balance VC3.
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Figure 2.17: The voltage across capacitor C3 is regulated with a proportional control loop.
It should be noted that this control implementation could be implemented in conjunction
with an output voltage regulation loop, though this method is not explored in this work.
With the addition of an output voltage regulation loop, the voltage control loop would set
the converter duty cycle, which the active balancing control loop would use as the overall
duty ratio to maintain while actively balancing the flying capacitors. In this scenario, the
dynamic performance of the system would be dependent on the output voltage control. The
active balancing adds no additional delays to control feedback and can be designed to scale
the relative sizes of the sub-periods with a changing duty cycle. For example, if the duty cycle
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increases, the additional high time is distributed across all high sub-periods, proportional to
the relative length of the sub periods. This distribution keeps the charge/discharge ratios
the same between the duty cycle changes and maintains the active balancing.
2.6 Experimental Results
2.6.1 Control Validation
To validate the proposed control scheme for the 0 < D < 0.25 range, a purely resistive load
was placed at VAUX . With a converter duty cycle of 0.125 (chosen in the middle of the 0-0.25
range), the FCML converter output load current was swept with a fixed auxiliary load to
generate a sweep of ❘ versus the expected duty cycle adjustments.
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Figure 2.18: The controller steady state values for D4 and D8 match well with the
theoretical sub-periods calculated from IAUX and IL.
As seen in Figure 2.18, when the value of ❘ is close to 1 (meaning that IAUX is small
relative to IL) there is little mismatch between charge and discharge of C3 so D4 and D8 are
only slightly adjusted from the nominal 0.125 duty cycle. As ❘ decreases in value with the
decrease of IL with respect to IAUX , the mismatch between charge and discharge currents
in C3 increases and the duty cycle adjustments must increase in magnitude. Figure 2.18
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also shows a strong agreement between measured regulated duty cycles and the theoretical
values calculated from Equation 2.7.
2.6.2 Flying Capacitor Balancing
To test the flying-capacitor balancing in the lowest duty cycle range, VIN was set to 48 V,
D was set to 0.125, and the output current was set to 2 A. Here, the auxiliary converter
(LMZ36002) was connected at VAUX , with a 50 Ω load resistance at its output. Figure 2.19
shows the output of the FCML converter captured at VSW and the current through IL without
active balancing. It can be seen that VSW has uneven voltage levels (quantified in Table 2.9),
as a result of the imbalanced capacitor voltages.
Figure 2.19: VSW demonstrates an imbalanced waveform when active balancing is not
applied and a converter duty cycle of 0.125.
With active balancing enabled, Figure 2.20 shows the same outputs with a significant
improvement in capacitor balancing. Note that D8 has been reduced leading to a reduction
in C3 charging time while D1, D2 and D4 have increased (but are the same duration) to
maintain the converter duty cycle. Also note that the phase shifts have resulted in proper
off time and the inductor currents during D1, D2 and D4 are more congruent in the active
balancing case (Figure 2.20) compared to the traditional control method (Figure 2.19).
The proposed active balancing technique results in a reduction of the maximum voltage
switch stress, shown in Table 2.10. Note that the switch stress of Sia is equal to Sib. When
perfectly balanced, each switch should block 12 V. The worse case with no active balancing
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Figure 2.20: VSW demonstrates a balanced waveform with active balancing and with a
converter duty cycle of 0.125.
Table 2.9: Active balancing impact to capacitor balancing for D = 0.125 and an auxiliary
load.
Vin (V) VC3 (V) VC2 (V) VC1 (V) Vout (V)
Natural Balance 48.04 38.42 23.70 13.83 5.67
Natural B. Error - 6.6% -1.3% 15.2% -
Active Balance 48.04 36.52 23.68 12.49 5.67
Active B. Error - 0.5% -2.1% 1.3% -
Table 2.10: Switch stress for D = 0.125 and an auxiliary load.
VS1 VS2 VS3 VS4
Natural Balance 9.62 14.73 9.86 13.83
Natural B. Error -19.8% 22.8% -17.8% 15.3%
Active Balance 11.52 12.84 11.19 12.49
Active B. Error -4.0% 7.0% -6.8% 4.1%
leads to 22.8% over the nominal, while active balancing reduces this to only 7%. In this
case, the limiting factor on the balancing achieved on C3 is the ADC measurement accuracy
after the large resistor divider step-down. Improvements in this measurement would lead to
improvements in the balancing of C3. Even this reduction in peak switch stress may enable
the use of a lower voltage rated switch, which typically leads to reduced switching losses
and/or higher frequency switching and thus smaller passive components for a higher power
density solution. Alternatively, a designer could design for a lower number of levels in the
FCML and reduce the device cost.
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Figure 2.21: VSW demonstrates an imbalanced waveform when active balancing is not
applied and a 37.5% converter duty cycle.
Figure 2.21 shows captured waveforms of VSW and IL with D = 0.375, no active balancing
applied and the same 2 A output load and 50 Ω auxiliary load. With a converter duty cycle
of 0.375, each switch PWM operates at a duty cycle of 0.375. With the traditional 90◦ phase
shift this leads to each of the sub-periods set to 0.125. Again the auxiliary load leads to an
imbalance in the capacitor voltages.
Figure 2.22: VSW demonstrates an balanced waveform when active balancing is applied
and a 37.5% converter duty cycle.
Figure 2.22 shows the same conditions with active balancing applied. Note that D3, D6,
D12 and D9 are held at 0.125 as they do not contribute to active balancing and must be kept
constant to maintain the overall converter conversion ratio. However, with active balancing
applies, D8 has clearly been reduced while D1, D2 and D4 have been increased. Table 2.11
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Table 2.11: Active balancing impact to capacitor balancing for D = 0.375 and an auxiliary
load.
Vin (V) VC3 (V) VC2 (V) VC1 (V) Vout (V)
Natural Balance 48.00 37.52 23.71 13.49 17.53
Natural B. Error - 4.2% -1.2% 12.4% -
Active Balance 48.00 36.49 24.19 12.23 17.55
Active B. Error - 1.4% -0.8% 1.9% -
Table 2.12: Switch stress for D = 0.375.
VS1 VS2 VS3 VS4
Natural Balance 10.48 13.81 10.22 13.49
Natural B. Error -12.6% 15.0% -14.8% 12.4%
Active Balance 11.51 12.30 11.95 12.23
Active B. Error -4.1% 2.5% -0.4% 1.9%
Figure 2.23: VSW demonstrates an balanced waveform when active balancing is applied
and a 62.5% converter duty cycle.
Table 2.13: Active balancing impact to capacitor balancing for D = 0.625 and an auxiliary
load.
Vin (V) VC3 (V) VC2 (V) VC1 (V) Vout (V)
Natural Balance 47.99 38.17 24.09 14.29 29.49
Natural B. Error - 6.1% 0.4% 19.1% -
Active Balance 47.94 36.15 23.80 12.72 29.44
Active B. Error - -0.4% -0.8% 6.0% -
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Table 2.14: Switch stress for D = 0.625.
VS1 VS2 VS3 VS4
Natural Balance 9.82 14.08 9.80 14.29
Natural B. Error -18.2% 17.3% -18.3% 19.1%
Active Balance 11.79 12.35 11.08 12.72
Active B. Error -1.7% 2.9% -7.7% 6.0%
quantifies the improvement to capacitor balancing while Table 2.12 shows the improvement
in switch stress for this operation range. While the natural balancing performs better at
this duty cycle and is only 15.0% over the nominal rating, active balancing still improves on
this to 2.5%.
Figure 2.23 shows the balanced output with D = 0.625. Note again that D3, D6, D12
and D9 are kept constant, but in this range D7, D14, D13 and D11 are adjusted. To reduce
the voltage across C3, D7 (which is the independent discharging stage for C3) is increased
while D14, D13 and D11 are decreased. Tables 2.13 and 2.14 show the results of the capacitor
balancing and the switch ratings respectively. In this case the switch over stress is reduced
from 17.3% to 2.9%.
Table 2.15: Active balancing impact to capacitor balancing for D = 0.875 and an auxiliary
load.
Vin (V) VC3 (V) VC2 (V) VC1 (V) Vout (V)
Natural Balance 47.92 37.05 24.28 12.92 29.49
Natural B. Error - 3.1% 1.3% 7.8% -
Active Balance 47.92 36.09 24.30 12.42 29.44
Active B. Error - 0.4% 1.4% 3.7% -
Table 2.16: Switch stress for D = 0.875.
VS1 VS2 VS3 VS4
Natural Balance 10.87 12.76 11.36 12.92
Natural B. Error -9.4% 6.4% -5.3% 7.7%
Active Balance 11.83 11.78 11.88 12.42
Active B. Error -1.4% -1.7% -1.0% 3.5%
Finally Tables 2.15 and 2.16 show the results for D = 0.875. Though VC3 is more than
1 V above nominal in the natural balance case, the voltage stress is not as high because VC2
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is also slightly higher than nominal. In this case S4 actually sees the highest switch stress at
7.7% and 3.5% over nominal for the natural balance and active balance cases respectively.
Figure 2.24: The microcontroller begins operation less than 200 ms after the 200 V input is
supplied.
2.6.3 Start-Up
The start-up circuitry is designed to fully power the microcontroller and isolated power sup-
plies while the FCML converter is soft-started. To this end, the following start-up sequence
was implemented:
1. The FCML converter is configured to start with the output disconnected. This con-
dition is required to allow the converter to slowly ramp the flying capacitors to their
steady state operating point and prevent over-voltage on the FCML switches. The
UVLO feature of the LMZ26002 auxiliary power supply is configured to start-up for
voltages above 45 V. As mentioned previously, this ensures that the high-voltage cur-
rent source supplies enough power for start-up. Figure 2.24 shows that shortly after
VIN is applied, the start-up circuit supplies 50 V to VS, which in turn supplies power
to the auxiliary power supply, which finally supplies VDD to the microcontroller and
isolated power supplies.
2. The microcontroller generates the PWM control signals for FCML operation and en-
ables the soft start circuit. As seen in Figure 2.25, the soft-start circuit limits the input
current and slowly ramps the FCML input voltage (VIN FCML) to VIN . Note that as
VIN FCML is ramping, the flying capacitors are ramping in kind to ensure that none
of the FCML switch voltage ratings are exceeded. In the case shown in Figure 2.25,
VIN FCML did not fully ramp to VIN before ENL activated, leading to a small discrete
step in flying capacitor voltages. Note that the flying capacitors exhibited excellent
balance as they are separated by approximately VIN FCML/4.
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Figure 2.25: The input to the FCML (VIN FCML) is slowly charged through the high
impedance path.
3. Once the FCML is operating at full voltage through the low impedance path, the
output load is enabled. The output load must be enabled before the start-up power
supply is disabled so that load current is present to balance the auxiliary current.
Figure 2.26 shows the output voltage enabled just before 0.3 seconds.
4. The start-up power is disabled when the microcontroller sets the Power Good signal
high. The auxiliary converter now extracts power from the VAUX node, without active
balancing applied. As shown in Figure 2.26, the voltage at VC3 rises slightly due to
the imbalance created by the auxiliary current.
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5. Active balancing is enabled to improve the flying capacitor balancing and reduce the
switch stress. This period between when the start-up power is disabled and active
balancing is enabled can be reduced or even eliminated in practice but was included
here to illustrate the benefits of the active balancing technique.
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Figure 2.26: The transition from start-up power to auxiliary power is brief and can be
reduced or eliminated.
2.7 Conclusion
We have presented a 5-level FCML converter with an integrated, low-voltage auxiliary power
converter and start-up circuit. The auxiliary power converter is sourced from within the
FCML converter at a naturally occurring, low-voltage node, thus reducing the auxiliary con-
verter input voltage (and thus voltage step-down requirement) rating from VIN to VIN/4.
We showed how the current drawn by the auxiliary load disrupts the natural self-balancing
of the flying capacitors in the conventional PSPWM control scheme, and how active balanc-
ing can be applied through duty cycle and phase shift adjustments. The active balancing
method uses simple proportional control with a single capacitor voltage measurement and
was implemented with a microcontroller. Active balancing was demonstrated on a 5-level
FCML prototype and reduced the voltage overstress on the switches from 22.8% to 7.0%.
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We also demonstrated a high-voltage current source to drive the auxiliary power supply
on start-up. The current source was able to supply power for the microntroller and isolated
power supplies while the soft-start circuitry limited the inrush current and slowly ramped
the FCML input voltage and flying capacitor voltages.
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CHAPTER 3
ACTIVE VOLTAGE BALANCING IN FLYING
CAPACITOR MULTI-LEVEL CONVERTERS WITH
VALLEY CURRENT DETECTION AND
CONSTANT EFFECTIVE DUTY CYCLE CONTROL
3.1 Motivation
The benefits of flying capacitor multi-level (FCML) converters [6, 18, 19] include low switch
ratings and reduced inductor stress when compared to a conventional buck converter [22].
By taking advantage of these benefits, along with phase-shifted pulse width modulation
(PS-PWM) control, recent work has demonstrated impressive power densities and efficien-
cies [13, 21–27, 29] in commercial scale (2 kW and below) applications. The operation of
these FCML converters relies on well-balanced flying capacitors to reduce the switch stress
and inductor current ripple. Most converters rely on the natural self-balancing [38–42,71,72]
inherent to the FCML converter. However, parasitics or secondary loads [27] can introduce
an imbalance in the flying capacitors, leading to higher voltage switch stress, which is detri-
mental to converter lifetime and performance. Active balancing methods have been proposed
and implemented, either through duty cycle adjustment [8, 25, 27, 52–54, 73–77] or repeated
switching states [9, 78, 79].
Figure 3.1: 4-Level FCML converter prototype.
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The work in [73] proposed using the valley currents in the inductor current to balance a
3-level buck converter. In [8], valley current detection was proposed and implemented for a
7-level FCML. While successful, this method does not address flying capacitor balancing in
the case of lower loads, which was shown in [9] to be problematic for duty cycle compensation.
Here, we review the fundamentals of active balancing through duty cycle compensation, and
show how light load poses a challenge. To enable duty cycle compensation over the full
load range of an FCML, we propose and implement a constant effective duty cycle (CEDC)
technique with valley current detection. The proposed method is shown through simulation
and experimental verification on a hardware prototype (Figure 3.1) to actively balance the
flying capacitors on a 4-level FCML converter in light and heavy load conditions, where
previous methods were unable to achieve balanced operation.
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Figure 3.3: Simulated converter waveforms.
The remainder of the chapter is organized as follows: Section 3.2 reviews conventional
FCML converter operation and control; Section 3.3 provides a brief overview of flying capac-
itor balancing, introduces the challenges imposed with light load conditions and illustrates
how the proposed CEDC method solves the light load challenge; Section 3.4 presents the
control implementation for all duty cycle ranges; Section 3.6 demonstrates the effectiveness
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of the proposed method in hardware; and Section 3.7 summarizes the contributions of the
chapter. Section 3.8 derives the limits of conventional duty cycle compensation with respect
to output current and Section 3.9 provides an analytical derivation of the proposed CEDC
method.
3.2 FCML Operation
Figure 3.2 shows the schematic of a 4-level FCML converter, used to demonstrate the pro-
posed balancing technique. FCML converters are traditionally controlled with a PS-PWM
control scheme in which each control signal is operated at the converter conversion ratio,
D, and at a relative phase shift of 360◦/(N − 1), as illustrated in Figure 3.3. This work
will focus on step-down operation, where the conversion ratio is the same as a buck con-
verter: Vout = D · Vin. High-side switches, Sia, are operated complementarily to the low-side
switches, Sib. For a 4-level FCML, flying capacitors C2 and C1 are balanced when operat-
ing at an average voltage of 2Vin/3 and Vin/3 respectively. The resulting voltage switching
node, VSW , presents a pulse train that is three times higher in switching frequency and one
third of the voltage swing when compared to a 2-level buck converter, leading to a reduced
volt-second on the inductor of one ninth. Each switch has a voltage stress of Vin/3, allowing
for the use of lower voltage rated switches. Table 3.1 shows the charge and discharge states
of the flying capacitors in each sub-period. Here a ’+’ indicates the capacitor charges with
the inductor current, iL, during the sub-period while a ’-’ indicates discharge. In [27], it was
shown that if the duty cycles of the sub-periods (D1, D2, D4, denoted by the corresponding
binary value of the sub-period switch state) are equal, then the charge into and out of the
capacitors are equal and the capacitors operate in steady state. As shown in Figure 3.3, the
switching node operates at an effective duty cycle, Deff , given by Equation 3.1. The low
time of each sub-period, D′i, is related to the high time by Equation 3.2.
Deff = (N − 1)Mod(D,
1
(N − 1)
) (3.1)
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Table 3.1: Switch states and capacitor charge/discharge for 0 < D < 1/3 for a 4-level
FCML.
Duty S3a S2a S1a VSW C2 C1
D′i 0 0 0 0
D1 0 0 1 VIN/3 -
D2 0 1 0 VIN/3 - +
D4 1 0 0 VIN/3 +
D′i = Di
(1−Deff )
(Deff )
(3.2)
Traditional PS-PWM operates under this requirement that all control signals are at the
same duty cycle and under a constant phase shift, which enforces equal Deff and the low
times for each sub-period.
3.3 Active Balancing
Neglecting current ripple, it is apparent from Table 3.1 that one can selectively charge or
discharge a flying capacitor by relaxing the requirement that all sub periods are equal. For
example, if D1 is set higher than D2, then C1 will discharge more than it charges and the
capacitor voltage should decrease. Determining which capacitor should charge or discharge
during operation can be a challenge, as there are N − 2 flying capacitors. For FCML
converters with a higher number of levels, this can lead to many voltage measurements on
capacitors that are not at a constant voltage domain. Rather than measure each flying
capacitor, the work in [8, 54] showed that the flying capacitors are balanced if the “valleys”
of the inductor current are all equal.
The valley current control implemented in [8] identified the valley that was furthest away
from the average of all the valleys, and adjusted the duty cycle of specific sub-periods
based on previously performed measurements and response. While this works well for the
case tested, subsequent work [9] exposed a potential issue with duty cycle adjustments
for light load cases. Here, we illustrate the light load behavior with a 3-level FCML, but
the phenomenon exists for all levels of FCML converters. Figure 3.4 shows the switching
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Figure 3.4: Duty cycle compensation alone does not improve flying capacitor balance at
light loads.
waveform for a 3-level FCML with a single flying capacitor operating at a 25% duty cycle
with a 60 V input voltage. The conventional PS-PWM plot shows the inductor current if the
flying capacitor voltage is lower than the ideal balanced voltage (Vin/2 for a 3-level FCML).
Note that even though the capacitor is out of balance, the net charge in the capacitor, qCfly,
is still 0 at the end of the switching period, indicating that the capacitor is in periodic steady
state. Since the flying capacitor is under-voltage, duty cycle compensation would seek to
charge the flying capacitor, by increasing the duty cycle of the first sub-period (D2) by ∆D
and decreasing the second sub-period (D1) by the same amount so that the switch node
average is still D · Vin. Note that these adjustments alter the effective duty cycle of each
sub-period.
However, as shown by the “Duty Cycle Compensated” plot in Figure 3.4, merely adjusting
the duty cycles of the sub-periods in this manner results in a net negative charge, ∆qCfly,
drawn from the capacitor at the end of the switching period, the opposite of the effect
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intended by the duty cycle adjustments. This undesired behavior is due to the inductor
current ripple combined with the additional duration of D2, which increases the peak current
and (due to the decreased period ofD′2) increases the valley current, iV , by ∆iV . The increase
in iV leads to a larger discharging current during D1, such that the overall charge out of
the capacitor is higher than the charge into the capacitor. This can be seen graphically in
the change in area for the capacitor current, iCfly. Area A1 represents the additional charge
due to the increase of the charging period by ∆D, area A2 is the additional charge due
to the decrease in the discharge period and area A3 represents the (undesired) additional
discharge due to ∆iv. As shown in Figure 3.4, since A3 is greater than A1 and A2 combined,
the capacitor has a net negative charge at the end of the period. Note that areas A1 and
A2 are dependent on the magnitude of the average output current, Io, while the undesired
discharging area, A3, is independent of Io. From this observation it is apparent that for
higher average current, the additional ripple is offset by the higher DC current, leading
to expected behavior with duty cycle compensation. This situation leads to the undesired
behavior in which one control law works for high load but has the opposite of the desired
effect in light load.
In Section 3.8, we derive the operating conditions for which conventional duty cycle ad-
justments with valley current control effectively balance the flying capacitor for the 3-level
case. The result is repeated here for discussion:
Io ≥
D
4Lfsw
(Vin + 2Vout − 2VCfly) (3.3)
This equation agrees with the results discussed in [9]. It confirms that when the output
current is low, duty cycle adjustments alone may lead to undesired discharging of the flying
capacitor rather than charging.
To actively balance the flying capacitors with the advantages of valley current control
while still operating in light load, we propose to adjust the duty cycles and the phase shifts
of the PS-PWM control signals such that the charge/discharge behavior is independent of
the output load. The key observation is that if the effective duty cycle, Deff , is constant
for each sub-period, then the current of the subsequent sub-period will start at or below the
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Figure 3.5: The proposed CEDC compensation method does provide the desired balancing.
same current valley as before any adjustment. Section 3.9 derives from first principles the
effectiveness of this method.
This CEDC method guarantees that any adjustment in sub-period leads to the desired
behavior, regardless of the ripple and average current, yielding a robust control technique
that provides active capacitor balancing across the entire load range. Figure 3.5 shows the
same original conditions, and the proposed new control method. The charging period is
again increased by ∆D and the discharging period is decreased by ∆D. In addition, the
phase shift PS1 is increased by ∆D + ∆D
′, such that D′2 enforces the same effective duty
ratio as the original PS-PWM control signal. Under these conditions, the valley current of
the CEDC compensated converter is the same value as the PS-PWM case, and no additional
discharge current (A3) is generated. Note that the charge is now positive at the end of the
switching period, which is the desired effect since the flying capacitor is under-charged.
This analysis only considers the change in flying capacitor charge over a single switching
period, but these same effects impact the steady state results. To verify the single period
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derivations made here, we simulated the 3-level converter and adjusted the sub-periods in
the same manner discussed. In addition to validating the single period changes in capacitor
charge, these steady state simulation results agreed with the single-period analysis. Specifi-
cally, adding ∆D to D2 resulted in a decrease in the steady state voltage of Cfly with light
load, while the same adjustment under heavy load led to an increase in the steady state
voltage. With the phase adjustments dictated by CEDC, the steady state voltage increased
in light and heavy load. Note that the control implementation discussed in Section 2.5 relies
on these same steady state simulations for a 4-level FCML converter.
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Figure 3.6: The proposed CEDC control signals.
3.4 Control Implementation
Here, we illustrate the control method with a 4-level FCML converter (the same as used
in the experimental results section) though the method can be extended to any number of
levels. The conventional PS-PWM control method serves as a basis for the proposed CEDC
control method. Figure 3.6 shows the control signals, inductor current, iL, and switch node
voltage, VSW , used in PS-PWM control and in this new method. Recall that in conventional
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PS-PWM control, the duty cycle of each switch is equal to the converter duty cycle, D, and
each control signal is phase shifted by 360◦/(N − 1), or 120◦ for this 4-level case. In the
valley current control used in [8], only the duty cycles (D4, D2 and D1) were adjusted to
provide active balancing, while the phase shifts (PS2 and PS3) were kept constant. Here, we
proposed to adjust the duty cycles and phase shifts, to account for the light load conditions
detailed in the previous section. Similar to the control implemented in [8], our control
method relies on measurements of the valley currents (iv1, iv2 and iv3), shown in Figure 3.6.
Through simulation, we determined the steady state effect of changing the length of the
control periods (T1, T2 and T3) on each valley current while keeping the effective duty cycle
of each sub-period constant. Table 3.2 summarizes the results.
Table 3.2: Control period effect on valley currents.
Control Period Valley Current Effect VC2 VC1
T1 Long iV 3 High High Low
T1 Short iV 3 Low Low High
T2 Long iV 1 High High High
T2 Short iV 1 Low Low Low
T3 Long iV 2 High Low Low
T3 Short iV 2 Low High High
For example, in line 1 in Table 3.2, control period T1 was increased in length by a fixed
∆D, while T2 and T3 were decreased by ∆D/2 with the effective duty cycle of each period
kept constant. Under these conditions, valley current iV 3 settled higher than the other
valley currents, with VC2 higher than the ideal balanced voltage and VC1 lower than the
ideal balanced voltage. Note the opposite effect on iV 3 and the flying capacitor voltages
when T1 was decreased by ∆D while T2 and T3 were increased by ∆D/2. From these results,
we can conclude that if iV 3 is lower than the average of the valley currents, then increasing
T1 while decreasing T2 and T3 with the CEDC method will increase iV 3, which will balance
the flying capacitors.
Our prosed control implementation uses these relationships as follows:
1. The valley currents are sampled and averaged, and the valley current that is furthest
in magnitude is identified.
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2. Based on which valley current is found, the error (deviation of valley current from the
average) is used to determine the control effort applied to the corresponding control
period.
3. The control periods are converted to the duty cycle and phase shifts of the individual
PWM control signals
Note that steps 1 and 2 were also used in the implementation in [8], as well as the general
method to first analyze the effect of changing time periods on the valley currents. Here, we
extended the analysis over the full range of duty cycles (as opposed to just the lowest range
discussed in [8]) in addition to addressing light load conditions. Figure 3.7 shows the control
block diagram with the case of iV 3 exhibiting the highest deviation from the average of the
valley currents. The following equations show the calculations to convert the control periods
to the PWM periods and phase shifts (represented by the PWM block in Figure 3.7):
D4 = Deff · T1 (3.4)
D2 = Deff · T2 (3.5)
D1 = Deff · T3 (3.6)
PS1 = 0 (3.7)
PS2 = T1 (3.8)
PS3 = T1 + T2 (3.9)
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Figure 3.7: The proposed control method identifies the valley current with the largest
deviation from the average and adjusts the control periods to balance.
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Note that the design of control block, K(z), is not fully explored in this dissertation.
For the experimental results a proportional gain was implemented, though a more complex
PID control or other methods could be applied. Furthermore, output regulation is not
implemented in this work, but could be included through conventional control techniques
through an outer control loop. The CEDC control would take D as an input from the
regulation control and balance the flying capacitors under this constraint.
3.5 Experimental Prototype
To validate the proposed method, we designed and implemented a 4-level FCML converter
with 100 V rated GaN switches from GaN Systems, as shown in Figure 3.8. Figure 3.2 shows
a schematic of the converter and Table 3.3 shows the key performance specifications. The
isolated gate drivers are supplied power through a cascaded bootstrap implementation [14].
A Linear Tech LT1999-10 current sense amplifier converts the inductor current reading across
a sense resistor into a voltage suitable for the onboard ADCs in a Texas Instruments C2000
microcontroller. The ADCs sample the inductor current on the falling edges of the low-side
(Sib) PWMs to reduce the impact of switching noise. While a 50 mΩ sense resistor was used
in this work, higher efficiency can be achieved through a lower sense resistance or alternative
current sensing methods. Note that the LT1999 common mode input range limits the output
to less than 80 V. For higher voltage operation, a higher voltage rated current sense solution
could be deployed or the current could be sensed from the return ground.
Table 3.3: Design specifications.
Vin 200 V
Vout 0-200 V
Pout 300 W
fsw 100 kHz
L 5.6 µH
C1, C2, C3 1 µF
Rsense 50 mΩ
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Figure 3.8: Annotated photograph of the experimental prototype.
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Figure 3.9: 4-Level FCML converter schematic with various parasitic resistances inserted
to create flying capacitor imbalance scenarios.
3.6 Experimental Results
While all factors contributing to imbalance flying capacitor voltage operation in FCML
converters are not fully understood, [42] provides analysis and empirical validation of a
few sources of imbalance. Generally, however, balanced/imbalanced operation is highly
dependent on active and passive component choices, layout and operating conditions. This
makes experimental validation of active balancing techniques difficult, as results will be
highly dependent on a particular hardware prototype. For this reason, we augmented our
prototype in the form of selectively placed resistors to generate capacitor voltage imbalances,
as shown in Figure 3.9. In this manner we were able to generate various forms of capacitor
voltage imbalances on specific capacitors, and of various magnitudes if so desired.
In the first experiment, a controlled imbalance was introduced in the form of a 50 Ω
resistor (labeled R1 in Figure 3.9) placed between the low side of C2 and ground. With
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Table 3.4: Active balancing impact to capacitor balancing for D = 0.167 with 50 Ω resistor
placed at R1.
Vin [V] VC2 [V] / (% error) VC1 [V] / (% error) Vout [V] Iout [A]
Balanced PS-PWM 60 40 20 10 -
PS-PWM Light Load 60.16 40.67 / (1.7%) 16.18 / (-19.1%) 9.78 1.29
PS-PWM 60.16 40.72 / (1.8%) 16.25 / (-18.8%) 9.43 3.22
Valley Current Light Load 59.96 30.93 / (-22.7%) 15.36 / (-23.2%) 8.92 1.21
Valley Current 59.96 38.26 / (4.4%) 18.37 / (-8.1%) 9.35 3.17
Proposed Light Load 60.15 40.09 / (0.2%) 19.61 / (-2.0%) 9.76 1.32
Proposed 60.15 40.18 / (0.4%) 19.29 / (-3.6%) 9.41 3.22
Table 3.5: Active balancing impact to capacitor balancing for D = 0.167 with different
imbalance parasitics.
Vin [V] VC2 [V] / (% error) VC1 [V] / (% error) Vout [V] Iout [A]
Balanced PS-PWM 60 40 20 10 -
PS-PWM R2 = 225 Ω 60.4 33.50 / (-16.8%) 19.08 / (-5.2%) 9.82 1.0
CEDC R2 = 225 Ω 60.4 40.66 / (1.0%) 19.88 / (-1.3%) 9.81 1.0
PS-PWM R3 = 450 Ω 60.4 39.18 / (-2.7%) 25.76 / (27.9%) 9.81 1.0
CEDC R3 = 450 Ω 60.4 40.18 / (-.20%) 19.40 / (-3.6%) 9.81 1.0
traditional PS-PWM control and no active balancing, this resistor creates a large imbalance
in flying capacitor C1, as shown in Figure 3.10. Note that the magnitudes of the high times of
VSW are not equal and the valley currents are not equal, indicating the flying capacitors are
not well balanced. Table 3.4 summarizes the flying capacitor results of this and subsequent
experiments. To verify operation of valley current detection control with only duty cycle
compensation, Table 3.4 shows the active balancing results with a 3 A load and the same
parasitic resistance. This valley current control method uses the same steps discussed in
Section 2.5 and the same correlation between valley currents and control periods discussed
in Table 3.2. However, instead of adjusting the control periods (T1, T2, and T3), shown in
Figure 3.6, the corresponding sub-periods (D4, D2, andD1 respectively) are adjusted and the
phase of each control signal is kept constant. Note that the valley current method with duty
cycle compensation achieves good active balancing with a 3 A load. The flying capacitors
were within 1.5 V of the desired balanced voltages. However, the same control under light
load fails to balance the capacitors. Figure 3.11 shows the same valley current detection
control with only duty cycle compensation applied on a light load case and demonstrates
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the ineffectiveness of the method at light load. In fact, as predicted, the voltage of C1 is
further out of balance than before, despite the valley currents being more closely aligned.
Figure 3.10: Uncompensated PS-PWM leads to unbalanced flying capacitors, as seen from
the different pulse heights of Vsw.
Figure 3.11: Valley current detection with duty cycle adjustments alone does not balance
at light load.
As shown in Figure 3.10, valley current iV 3 is higher than iV 1 and iV 2 (which are at the
same level). As indicated in Table 3.4, VC2 and VC1 are higher and lower (respectively) than
their ideal balanced operating points. These conditions match with the simulated results,
indicated in line 1 of Table 3.2. With valley current detection and the added CEDC compen-
sation requirement proposed here, Figure 3.12 shows the active balancing results under the
same light load conditions that valley current detection with duty cycle compensation alone
could not balance. The proposed method demonstrates excellent flying capacitor balancing,
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Table 3.6: Active balancing impact to capacitor balancing for D = 0.5 with different
imbalance parasitics.
Vin [V] VC2 [V] / (% error) VC1 [V] / (% error) Vout [V] Iout [A]
Balanced PS-PWM 60.0 40.0 20.0 10.0 -
PS-PWM R1 = 50 Ω 60.30 40.33 / (0.32%) 17.74 / (-11.74%) 29.90 1.0
CEDC R1 = 50 Ω 60.36 40.27 / (0.17%) 20.12 / (0.10%) 29.91 1.0
PS-PWM R2 = 225 Ω 60.30 39.07 / (-2.81%) 19.86 / (-1.19%) 29.89 1.0
CEDC R2 = 225 Ω 60.36 40.66 / (-0.25%) 19.80 / (-1.49%) 29.90 1.0
PS-PWM R3 = 450 Ω 60.31 39.18 / (-0.4%) 20.97 / (4.33%) 29.88 1.0
CEDC R3 = 450 Ω 60.35 40.18 / (-0.55%) 19.70 / (-1.99%) 29.90 1.0
as detailed in Table 3.4. In addition, the valley currents are equal and the magnitudes of
the high times are equal. Note that period T1 is slightly shorter in duration while T2 and
T3 are longer and equal, which agrees with the operation detailed in Table 3.2. Heavy load
results also show improvement in Table 3.4, demonstrating the effectiveness of the solution
over the full range of loads.
Figure 3.12: The proposed CEDC method adjusts duty cycle and phase of the control
signals to balance across all load conditions.
While the control implementation in this work was not optimized for transient response, a
load step was tested to ensure stability for a transition from heavy to light load. Figure 3.13
shows the flying capacitor voltages, output voltage and inductor current for a load step from
3 A to 1 A with a 60 V input, D = 0.1667 and R1 = 450 Ω (similar to the conditions in
Table 3.4). Note that VC2 and VC1 start with balanced operation (40 V and 20 V respectively)
and only deviate slightly over the load transient before settling back to within 0.5 V of
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balanced operation.
Figure 3.13: The proposed CEDC method maintains balance during a load transient from
3 A to 1 A.
To test additional active balancing conditions, two more scenarios were tested: a 225 Ω
resistor placed in parallel with C1 (R2 in Figure 3.9) and a 450 Ω resistor placed in parallel
with C2 (R3). Each case leads to a different valley current with the largest deviation, and
thus verifies the proposed method over all operating conditions. Table 3.5 shows the results,
with a constant 1 A load (a light load condition) for all cases. In the case of R2 set to 225 Ω,
PS-PWM with no active balancing leads to a maximum flying capacitor voltage deviation of
16.8%, which the CEDC method decreases to 1.0%. With a 450 Ω resistor at R3, PS-PWM
exhibits a peak imbalance of 27.9%, which CEDC corrects to within 3.6%.
Vsw
iL
S1a
S2a
S3a
0 A
40 V
60 V
iV1 iV2 iV3 iV1
0 VT1 T2 T3 T1
Figure 3.14: A 50 Ω parasitic resistance at R1 creates an extreme flying capacitor
imbalance with D = 0.83.
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Valley current detection with CEDC was also verified effective for operation in the higher
duty cycle ranges. The same parasitic imbalances shown in Figure 3.9 were introduced with
converter duty cycles of D = 0.5 and D = 0.83. Table 3.6 shows the results for natural
balancing and the proposed CEDC method at a duty cycle of D = 0.5 with a 1 A load.
While the imbalances in the flying capacitors with natural balancing are not as large as
in the previous case (reaching a peak imbalance of 11.74%), the CEDC method limits the
error to less than 2% in all test cases. The test case with a duty cycle of D = 0.833 further
illustrates the benefits of the CEDC method. As shown in Table 3.7, VC1 reaches a peak
error of -86.82% with natural balancing and with a 50 Ω resistor at R1. Figure 3.14 shows
the measured waveforms for this case with a 1 A load. This extreme imbalance places a
voltage stress of 40.90 V across switches S2a and S2b and more than 2x the expected voltage
stress. With CEDC control applied, the peak error is reduced to 0.80%. Note that this large
of an imbalance requires a drastic change in the duty cycles and phase shifts, as shown in
Figure 3.15.
Table 3.7: Active balancing impact to capacitor balancing for D = 0.833 with different
imbalance parasitics.
Vin [V] VC2 [V] / (% error) VC1 [V] / (% error) Vout [V] Iout [A]
Balanced PS-PWM 60.0 40.0 20.0 10.0 -
PS-PWM R1 = 50 Ω 60.28 43.55 / (8.33%) 2.65 / (-86.82%) 49.97 1.0
CEDC R1 = 50 Ω 60.3 40.52 / (0.80%) 19.97 / (-0.65%) 50.06 1.0
PS-PWM R2 = 225 Ω 60.27 39.05 / (-2.86%) 25.06 / (24.68%) 49.93 1.0
CEDC R2 = 225 Ω 60.32 40.22 / (0.05%) 19.6 / (-2.49%) 49.98 1.0
PS-PWM R3 = 450 Ω 60.29 33.92 / (-15.62%) 18.86 / (-6.17%) 49.97 1.0
CEDC R3 = 450 Ω 60.31 39.87 / (-0.82%) 19.66 / (-2.19%) 49.97 1.0
Table 3.8: Active balancing impact to capacitor balancing for D = 0.10 with a timing
mismatch on switch S2a.
Vin [V] VC2 [V] / (% error) VC1 [V] / (% error) Vout [V] Iout [A]
Balanced PS-PWM 100.00 66.67 33.33 10.00 -
PS-PWM 100.00 81.00 / (21.50%) 50.58 / (51.74%) 9.78 1.0
CEDC 100.00 66.51 / (-0.23%) 33.18 / (-0.46%) 9.75 1.0
Previous examples induced imbalances through parasitic resistance to demonstrate the
effectiveness of the concept. However, a more likely general cause for flying capacitor voltage
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imbalance is from timing delays and mismatches in the control signals due to PCB layout
and parasitics [42]. To emulate a timing mismatch, we implemented an RC filter with a
time constant of 22 ns on the digital input to gate driver for switch S2a. In a practical
converter, such timing mismatch could arise from unequal propagation delays in combined
low- and high-side gate drivers, gate drive resistor mismatch, or variations in the gate driver
power supplies between gate drivers. Figure 3.16 shows the measured switch node voltage
and inductor current with the RC filter in place, with Vin = 100 V, D = 0.1, a 1 A output
current and only natural balancing. Note that for a 100 V input voltage, VSW should switch
between 0 V and 33.3 V. However, this small timing mismatch results in an error of over 50%
on VC1, as summarized in Table 3.8. Active balancing with CEDC reduced the error to less
than 1% for both flying capacitors, as shown in Figure 3.17 and summarized in Table 3.8.
These results demonstrate the effectiveness of the proposed CEDC method for potential
timing errors as well.
Vsw
iL
S1a
S2a
S3a
0 A
40 V
60 V
iV1 iV2 iV3 iV1
0 V
T1 T2 T3 T1
Figure 3.15: The proposed CEDC method balances the flying capacitors with noticeable
duty cycle and phase adjustments.
3.7 Conclusion
We presented a method to provide active balancing for flying capacitors in FCML converters
through valley current detection and a new algorithm for adjusting the phase and duty cycles
within PS-PWM control. While the original valley current mode control proved effective at
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0 A
0 V
33 V
T1 T2 T3 T1
Figure 3.16: A timing mismatch on switch S2a causes a flying capacitor imbalance.
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S2a
S3a
0 A
0 V
33 V
T1 T2 T3 T1
Figure 3.17: The proposed CEDC method balances the flying capacitors even with the
timing mismatch.
higher loads, under light load conditions the inductor current ripple produced the opposite of
the desired effect, leading to a failure to converge to balanced flying capacitors. We derived
from first principles the converter operating conditions that led to the undesired light load
behavior, and derived how the application of a constant effective duty cycle to each control
period eliminates the dependence on the output current level. Through simulation, we
showed the dependence of specific valley currents on specific control periods in a 4-level
FCML converter and used these observations to develop a control implementation.
With an experimental prototype, we verified the control strategy across three different
induced imbalances, showing excellent flying capacitor balancing in all cases.
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3.8 Output Current Dependency Derivation
To determine the limit at which conventional valley current detection works, we consider
a 3-level FCML converter. Figure 3.18 shows the control signals, S2a and S1a, inductor
current, iL, and flying capacitor current, iCfly, for a 3-level FCML converter and Table 3.9
shows the flying capacitor charge and discharge states.
m1 m2 m3
S2a
S1a
D2
D1
iP2
iP2 + m1ΔD 
iP1
iV1
iV2
iV1 + ΔiV
IO
ΔD
ΔD
A1
A3
A2
icfly
iL
iP1 - m3ΔD 
1/fsw
Figure 3.18: The effectiveness of conventional duty cycle compensation depends on the
relationship between the output current and ripple.
Assuming a case similar to that described for Figure 3.4 in which the flying capacitor is
lower than the ideal balanced voltage, duty cycle compensation would seek to charge the
flying capacitor by increasing the charging period, D2, by ∆D and decreasing the discharging
period, D1, by the same ∆D. The adjustments to the duty cycles result in the change in
charge in the flying capacitor, quantified by the areas A1, A2 and A3. Note that the charging
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Table 3.9: Switch states and capacitor charge/discharge for 0 < D < 1/2 for a 3-level
FCML.
Duty S2a S1a VSW Cfly
D′i 0 0 0
D1 0 1 VIN/2 -
D2 1 0 VIN/2 +
areas A1 and A2 are dependent on the average output current, Io, while the undesired
discharging area, A3, is independent of the output current. This phenomenon is the basis for
the output current dependency. For duty cycle compensation to achieve the desired effect,
the net charge in the flying capacitor should increase, equivalent to:
A1 + A2 ≥ A3 (3.10)
As depicted in Figure 3.18, the inductor current peaks (iP1, iP2), valleys (iV 1, iV 2), and
slopes (m1,m2,m3) are given in the following equations:
iP2 = Io +
1
2
m1
D2
fsw
(3.11)
iP1 = Io +
1
2
m3
D1
fsw
(3.12)
∆iV =
∆D
fsw
(m1 −m2) (3.13)
m1 =
Vin − VCfly − Vout
L
(3.14)
m2 =
−Vout
L
(3.15)
m3 =
VCfly − Vout
L
(3.16)
The areas can be found using the following equations. Note that ∆D ≪ D so many terms
that include (∆D)2 can be dropped:
A1 =
∆D(2iP2 +∆D ·m1)
2fsw
≈
∆D · iP2
fsw
(3.17)
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A2 =
∆D(2iP1 −∆D ·m3)
2fsw
≈
∆D · iP1
fsw
(3.18)
A3 =
∆iV 1(D1 −∆D)
fsw
≈
∆iV 1 ·D1
fsw
(3.19)
By combining Equations 3.17 - 3.19 with Equation 3.10, substituting in Equations 3.11 -
3.16 and solving for Io, the following limit is found:
Io ≥
D
4Lfsw
(Vin + 2Vout − 2VCfly) (3.20)
3.9 Constant Effective Duty Cycle Derivation
To remove the dependency on the output current with respect to the inductor ripple, a
solution must ensure that Equation 3.10 is enforced. The method chosen here achieves this
by eliminating A3 completely. Figure 3.19 shows the proposed method. The flying capacitor
charging period, D2, is again increased by ∆D while the discharging period, D1, is decreased
by ∆D. In addition, the dead time of D2, D
′
2, is increased such that the new valley current,
iV 1.A, is equal to the original valley current, iV 1.
iV 1 = iV 2 +
D2
fsw
m1 +
(0.5−D2)
fsw
m2 (3.21)
iV 1A = iV 2 +
D2 +∆D
fsw
m1 +
(D′2)
fsw
m2 (3.22)
To determine the value for D′2 that keeps the valley current constant, we set the equation
for the original valley current (Equation 3.21) equal to the equation for the adjusted valley
current (Equation 3.22) and solve for D′2:
D′2 = (0.5−D)−∆D
m1
m2
(3.23)
The ratio of m1/m2 simplifies to:
60
m1 m2 m3
S2a
S1a
D2
D1
iP2
iV1.AiV1
iV2
IO
ΔD ΔD
A1
A2
icfly
iL
D2'
iP2 +m1ΔD 
1/fsw
Figure 3.19: Constant effective duty cycle eliminates the undesired discharging area.
m1
m2
=
Vin − VCfly − Vout
−Vout
= −
1− 2D
2D
(3.24)
Equation 3.23 then simplifies to:
D′2 = (D +∆D)
1− 2D
2D
(3.25)
To confirm that this corresponds to the proposed constant effective duty cycle, we revisit
the effective duty cycle, Deff , of the switching node as the ratio of the high time to the
sub-period:
Deff =
Di
Di +D′i
(3.26)
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Solving for the low time:
D′i = Di
1−Deff
Deff
(3.27)
For the 3-level FCML in the duty cycle range of D < 0.5, Equation 3.1 states that
Deff = 2D. We can now use Equation 3.27 to solve for D
′
2 with D2 = D +∆D:
D′2 = (D +∆D)
1− 2D
2D
(3.28)
Equations 3.25 and 3.28 are the same, which confirms that using the constant effective duty
cycle method ensures that the current valleys are equal and no unwanted flying capacitor
charging occurs. With the CEDC method, any change due to ∆D results in only the desired
charge/discharge, independent of the output current level and ripple. This analysis can be
carried out for any number of levels to show that keeping the duty cycle of each sub-period
constant results in the same valley current and the desired balancing action.
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CHAPTER 4
DESIGN FOR ZERO VOLTAGE SWITCHING
4.1 Motivation
Recent trends in hybrid electric and electric vehicles have established higher bus voltages
(650 V to 800 V) with a need for bidirectional DC-DC converters to charge/discharge the
lower voltage (150 V to 300 V) battery packs [80, 81]. Likewise, hybrid rail auxiliary power
converters [82–84] require bidirectional large step-down converters with an input range from
500 V to 1000 V and an output range from 74 V to 110 V. This large step-down over a wide
operating range poses a challenge for conventional buck and buck-boost converters. Recently,
flying capacitor multi-level (FCML) converters [6, 18, 19] have demonstrated compact and
high efficiency power conversion [8,9,12,17,21–23,25,26,28,29,85] in commercial scale (2 kW
and below) applications. Many of these converters have targeted solar inverter applications
with 400 V DC input [22] or PFC applications with 400 V output [26]. The work in [23,
28] targeted a motor drive application with a 1 kV DC input with FCML converters. To
achieve the high voltage requirements, 9- and 13-level designs were demonstrated with GaN
transistors rated for under 200 V. To reduce component count and complexity, this work
uses GaN transistors rated for 650 V to demonstrate a 4-level FCML converter capable of
providing voltage conversion with input voltages over 1 kV.
This is the first work to demonstrate a bi-directional 4-level FCML converter with 650 V
GaN transistors to achieve over 1 kV step-down to low (e.g, ∼ 100 V) output. We also imple-
ment a cascaded bootstrap [14,86] method to power the isolated gate drivers. This hardware
prototype provides a test bed to validate flying-capacitor balancing (a common issue with
multi-level designs) with 650 V GaN devices and the associated gate driver circuitry. In
addition, a single-sided design enables an efficient application of the back-side heat sink. We
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cover the benefits and operation of the 4-level FCML and demonstrate the effectiveness in
hardware, shown in Figure 4.1. To further improve the efficiency of FCML converters, we
implement zero-voltage switching (ZVS) and derive the conditions under which ZVS is pos-
sible, based on limitations imposed by flying capacitor voltage ripple and inductor current
saturation.
Figure 4.1: Converter prototype with a U.S. penny as reference.
4.2 4-Level Flying Capacitor Multi-level Converter
Figure 4.2 shows the schematic for the 4-level FCML converter investigated in this work. The
flying capacitors are labeled as C2 and C1. N-level FCML converters typically use the phase-
shifted PWM (PS-PWM) control scheme for operation. Figure 4.3 shows the control signals,
resulting switching node, Vsw, and inductor current, iL, for the 4-level FCML operated at a
16.67% duty cycle. The high-side switches, Sia, are operated complementarily to the low-side
switches, Sib. Control signals for each switch pair are phase shifted by 360
◦/(N − 1), at a
duty cycle, D.
Much like a buck converter, the conversion ratio of the converter is given by:
Vout = D · Vin (4.1)
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Figure 4.2: 4-Level FCML Converter
schematic.
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Figure 4.3: Simulated converter waveforms.
With PS-PWM control, the flying capacitors operate at a steady state value of:
VCk =
k · Vin
(N − 1)
, k = 1, 2, ...(N − 2) (4.2)
leading to a voltage stress rating of Vin/(N − 1) for each switch. For example, in the 4-level
converter demonstrated in this work, VC2 = 2Vin/3, VC1 = Vin/3 and the switch stress is
Vin/3. In addition, while the switch pairs are switched at a given switch frequency, fsw, the
effective switching frequency, feff , at the switching node increases to (N − 1) · fsw.
Moreover, as the voltage at the switching node only swings by Vin/(N − 1), the volt·second
of the inductor is reduced by a factor of 1/(N − 1)2, enabling a significant reduction in the
inductor size.
To enable 1 kV input voltages, previous work used a higher number of levels to reduce the
switch stress rating. For example, the work in [24] demonstrated a 9-level solution leading
to a 125 V switch stress rating. The 9-level design also required eight flying capacitors and
eight control signals. The alternative approach, proposed here, is to use GaN switches rated
for higher voltage operation (typically 650 V) and reduce the number of levels (and thus
65
component count and control signals). For the 4-level design shown here, the switch rating
for a 1 kV input is 333 V, well within the operating range of 650 V GaN devices. Only two
flying capacitors and three control signals are needed. It should be noted that the benefits
to the inductor are reduced and the efficiency target for this converter is less stringent than
that posed in [24], but the adoption of the higher voltage GaN switches also allows for even
higher voltage inputs with more levels in future work.
4.3 Design for Zero Voltage Switching
Prior work [12,87] has demonstrated zero voltage switching (ZVS) for turn-on of switches in
FCML converters. This 4-level design is also able to take advantage of ZVS through variable
frequency control. However, frequency dependent parameters such as flying capacitor ripple
and inductor saturation limit the switching frequency, limiting the operating space for ZVS.
In this section, we will show duty cycles and loads at which ZVS is applicable and discuss
design choices that enable ZVS over a broader operational set.
The flying capacitor ripple is bounded to ensure the voltage stresses of the switches do
not exceed rated limits. For this analysis, it is assumed that each flying capacitance has
the same value, though this constraint is not a requirement as long as the minimum flying
capacitance is used to set the voltage ripple limits. The peak ripple voltage stress on each
switch is twice the peak capacitor ripple. For this design, a 10% flying capacitor ripple,
%Vr, is chosen. In general, %Vr is set to limit the peak switch voltage to below the rated
switch voltage rating, including a suitable safety margin. The value for the minimum flying
capacitance can be found [23]:
Cfly =
iL
2%VrVinpkfsw
(4.3)
For a maximum input voltage of 1 kV, 100 kHz switching frequency and a peak output
current of 10 A, the flying capacitance, Cfly, is 0.5 µF. Note that higher switching frequencies
and/or lower load currents reduce the flying capacitor voltage ripple. Equation 4.3 provides
the minimum flying capacitance for the worst case capacitor ripple and is independent of
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converter duty cycle. However, for some ranges of converter duty cycle the capacitor ripple
is not independent of duty cycle and has less ripple than the worst case. In these duty
cycle ranges, the switching frequency can be reduced while still limiting the flying capacitor
ripple below design limits. Table 4.1 provides the switching frequency, fswCfly, for each duty
cycle range (for this 4-level converter) at the limit of allowable voltage ripple. Note that the
switching frequency is based on the fixed flying capacitance and output load current, IL.
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Figure 4.4: Buck (2-level) inductor current ripple vs. duty cycle compared to 4-level
current ripple.
Table 4.1: Switching frequency limits.
0 < D < 1
3
1
3
< D < 2
3
2
3
< D < 1
fswCfly
IL·Deff
2Cfly%VrVinpk
IL
2Cfly%VrVinpk
IL(1−Deff )
2Cfly%VrVinpk
fswIsat
( 1
3
−D)VinDeff
2L(N−1)(Isat−IL)
( 2
3
−D)VinDeff
2L(N−1)(Isat−IL)
(1−D)VinDeff
2L(N−1)(Isat−IL)
fswZV S
( 1
3
−D)VinDeff
2L(N−1)(IL−Izvs)
( 2
3
−D)VinDeff
2L(N−1)(IL−Izvs)
(1−D)VinDeff
2L(N−1)(IL−Izvs)
As shown in [12], to achieve ZVS turn-on for the high-side switch, the inductor current
ripple must be large enough to force negative current during the dead time before the high-
side switch is driven high. Over different load and duty cycle operating points, the frequency
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must be adjusted to ensure sufficient current ripple. For a buck converter, the inductor
current ripple varies quadratically with the duty cycle, as shown in Figure 4.4. Analogous
to how the switching node has an effective switching frequency in the FCML converter
(discussed above), an effective duty cycle, Deff , is also synthesized at the switching node:
Deff = (N − 1)mod(D,
1
N − 1
) (4.4)
For example, for the 4-level converter discussed here, a converter duty cycle of 0.167
generates an effective duty cycle of 0.5. The effective frequency and effective duty cycle,
along with the reduced switching node voltage, lead to a periodic and greatly reduced (by
a factor of 9 in the 4-level case) inductor current ripple. Figure 4.4 plots inductor ripple
for the 4-level converter proposed here, normalized to the buck converter ripple. Note the
valleys at duty cycles of 0, 1/3, 2/3 and 1. At these duty cycles, inductor current ripple is
0 and conventional ZVS operation is not possible. Furthermore, at duty cycles approaching
these valleys the switching frequency must drastically drop to maintain current ripple for
ZVS. To achieve ZVS with a constant deadtime, the inductor current must reach a negative
current value, IZV S, for a given average inductor current, IL, as illustrated in Figure 4.5.
Table 4.1 provides the equations for the minimum switching frequency, fswZV S, calculated
with the minimum inductor current at IZV S.
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Figure 4.5: For ZVS operation, the inductor current must have enough ripple to reach
negative current at the switching transition.
While additional ripple is required for ZVS, excessive ripple at higher loads forces the peak
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Figure 4.6: The minimum switching frequency of the converter as a function of load
current and duty cycle.
Cfly Ripple
ZVSZVS ZVS
ISAT ISAT
Figure 4.7: ZVS is only possible for some regions of operating duty cycle and load. Other
regions are limited by inductor saturation, flying capacitor ripple or gate driver power
operation (depicted in yellow).
inductor current above the saturation limit of the inductor. To account for this, Table 4.1
solves for the minimum switching frequency, fswIsat, to limit the peak inductor current below
the saturation limit of the inductor, Isat.
In addition to switching limitations for flying capacitor ripple, inductor current saturation
and ZVS operation, gate drive or other frequency dependent operational circuitry may limit
the minimum switching frequency. For example, the cascaded bootstrap supply structure
(discussed in Section 4.4) poses a lower bound on the switching frequency to ensure that the
bootstrap capacitors maintain enough voltage to supply the isolated gate drivers. For this
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analysis this lower limit, fswOp, is set at a flat limit of 25 kHz, based on the capacitance used
for the bootstrap capacitors.
The maximum of the four frequencies (fswCfly, fswIsat, fswZV S and fswOp) determines the
minimum switching frequency that satisfies all of the operating design constraints. Fig-
ure 4.6 plots this minimum switching frequency over the duty cycle and load current design
space with L composed of two 10 µH inductors in series (Isat = 14 A) and Cfly = 0.5µF.
As expected, the switching frequencies vary over different values of duty cycle and load, de-
pendent on which design parameter limits the switching frequency. Figure 4.7 shows under
which operating conditions ZVS is possible, and identifies the condition limiting the mini-
mum switching frequency. As expected, ZVS is possible for lower load conditions, except for
cases where the duty cycle approaches inductor current ripple valleys shown in Figure 4.4.
At these valleys, the switching frequency is limited either by the operational frequency or
the flying capacitor ripple. For output current above 6 A, the inductor current saturation
frequency limit prevents the converter from achieving ZVS.
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Figure 4.8: Increasing flying capacitance, inductor saturation current limit and decreasing
inductance extends the regions for ZVS operation.
Utilizing this analysis, a designer can size flying capacitors and the output inductor to
maximize the ZVS range. For example, an inductor with a higher saturation current limit
and lower inductance allows for a greater range of ZVS. Likewise, increasing the flying
capacitance decreases the capacitor voltage ripple, and increases the operating range for
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ZVS. To demonstrate this, Figure 4.8 plots the ZVS range for the same 4-level converter
with the flying capacitance increased to 1 µF and the inductors replaced with two 5.6 µH
inductors with a saturation current limit of 22 A. As expected, the operating range for ZVS
has increased at low loads and the saturation current no longer limits ZVS at any operating
point for the converter parameters chosen.
4.4 Experimental Prototype
An experimental 4-level FCML converter was designed and tested to validate the results
in hardware. Figure 4.9 shows an annotated photograph of the prototype, and Table 4.2
gives the design specifications of the converter. Note that for full hybrid electric vehicle
applications, many converters would be interleaved to meet the full converter power require-
ments. There are several options for GaN switches rated for 650 V, including devices from
Panasonic, Infineon, Texas Instruments and Navitas Semiconductor. For this work, the GaN
Systems GS66508B devices were chosen due to their low conduction and switching losses.
Since the GS66508B devices are bottom-side cooled, all components were placed on the top
side to enable a back-side heat sink mounted directly to the PCB. Previous designs have
relied on single [22,23] or multiple [88] heatsinks attached directly to the GaN devices, which
requires tight tolerances on the heatsink and GaN switch thermal interface. The single-sided
design also lead to an extremely low profile design. To minimize the height of the design,
a Vishay IHLW-5050CE-01 inductor with “winged terminals” (as shown in Table 4.3) was
selected and lowered into a cutout in the PCB. In many of the FCML designs referenced,
the inductor is the tallest single component. With this inductor design and PCB cutout,
the single layer of high-voltage TDK X6S capacitors form the tallest power components at
0.11 inches. The cutout, shown in Figure 4.10 also enables the back-side heatsink to attach
to the inductors directly rather than through the PCB.
One potential drawback of placing the flying capacitors on the top side is the increase in
the switching commutation loop, which increases the parasitic inductance in the loop and
increases voltage ringing across the switches [28].
Figure 4.11 shows a simplified schematic of the commutation loop, similar to that of 2-level
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4-level FCML
LCIN C2 C1
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Isolated gate driver
Bypass capacitors
GaN transistors
Figure 4.9: Annotated photograph of the experimental prototype and the side profile.
Figure 4.10: Winged terminal inductors are lowered into PCB cutouts, reducing the height
of the design and enabling back-side heatsinking of the inductors.
converter commutation loops. The parasitic inductance is proportional to the area of the
commutation loop, which in turn is proportional to the physical capacitor sizes. For the high-
voltage application considered here, large capacitors are required to provide sufficient charge
storage (and capacitor voltage) during a switch period. To reduce the parasitic inductance in
the switch commutation loop, the experimental prototype included local “bypass” capacitors
to decrease the loop inductance in the switching loop and decrease the ringing across the
switches. Figure 4.12 shows the commutation loop formed by the flying capacitors and
complementary switches in addition to the reduced commutation loop formed by the bypass
capacitors. There, the role of capacitors CBP is to absorb the parasitic energy stored in the
commutation loop during a switch transition while capacitors Cfly maintain the voltage in
each switching period.
One of the challenges of designing FCML converters is the gate drive power supplies.
Previous designs [22–25] used single-chip isolated power supplies with low efficiency and a
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Figure 4.11: Parasitic inductance in the commutation loop of the complementary switches
creates high frequency voltage spikes across the transistors.
Figure 4.12: Local bypass capacitors create a smaller commutation loop and reduce the
voltage transients across the transistors.
large footprint. For this design we used a cascaded bootstrap method [14, 86], as shown
in Figure 4.13. The bootstrap diodes (Db2a, Db1a, ∼ Db3b) provide a path to charge the
bootstrap capacitors from the 12 V supply and must also be rated to the switch blocking
voltage, Vin/(N − 1). For a brief example of operation, when switch S3a is closed, the 12 V
supply charges Cb2a through diode Db2a. In other switch states, bootstrap capacitors may
charge adjacent bootstrap capacitors higher in the stack. An LDO reduces the bootstrap
voltage to 6 V to power the isolated gate drivers. As each bootstrap diode decreases the
bootstrap voltage by the forward voltage of the diode, the supply voltage must be set high
enough to ensure that the last gate driver has a sufficiently high bootstrap voltage. In this
case, a 12 V supply was enough to supply 8 V to the last LDO. Zener diodes, DZ1 ∼ DZ6,
are also included to protect the LDO from transient spikes. Table 4.3 shows the component
listing of the key components. Note that the output inductor, L, is composed of two 10 µH
inductors in series to reduce the voltage rating requirement at each inductor. Likewise,
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Table 4.2: Specifications and design considerations of the FCML converter.
Specification Value
Input voltage 500 Vdc - 1000 Vdc
Output power 2.0 kW
Output voltage 100 Vdc - 200 Vdc
Transistor switching frequency 167 kHz
Effective switching frequency 500 kHz
Output filter inductor L 20 µH
Flying capacitors C1, C2 0.5 µF
Table 4.3: Component listing of the hardware prototype.
Function Block Component Mfr. & Part number Parameters
4-level FCML GaN FETs GaN Systems GS66508B 650 V, 50 mΩ
Capacitors (C1&C2) TDK C5750X6S2W225K250KA × 10 450 V, 2.2 µF
Capacitors (Cin) TDK C5750X6S2W225K250KA × 12 450 V, 2.2 µF
Capacitors (Cout) TDK C5750X6S2W225K250KA × 12 450 V, 2.2 µF
Inductors (L) Vishay IHLW5050CEER100M01 × 2 14 A, 10 µH
Cascaded bootstrap Isolated gate drivers Silicon Labs SI8271GB-IS
Bootstrap diodes Vishay VS-2EFH02HM3/I 400 V
LDO Texas Instrument LP2985IM5-6.1/NOPB
Controller Board Logic level shifters Texas Instruments SN74LV4T125PWR
Microcontroller Texas Instruments TMX320F28377D
flying capacitor C2 is comprised of two series-connected sets of four parallel capacitors and
C1 is comprised of two capacitors in parallel such that the flying capacitance of both when
operated at full voltage is 0.5 µF.
4.5 Experimental Results
Figure 4.14 shows the switching node, Vsw, inductor current, iL, and output voltage, Vout,
for the converter with 1 kV input, 6-1 conversion ratio (D = 16.67%) and a 1 kW load.
As the switching node reaches the same 333 V level in each sub-period, the plot illustrates
that the converter achieved excellent flying capacitor balancing. Moreover, the converter
operation matches well with the expected operation, shown in Figure 3.3. To demonstrate
the converter’s bidirectional capabilities, Figure 4.15 shows key converter waveforms with
a 100 V supply on the Vout terminal and the device configured for a 1-5 step-up. Note the
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Figure 4.13: The cascaded bootstrap powers the isolated gate drivers.
inductor current, il, has a negative polarity, as expected in step-up operation.
Figure 4.14: 4-level FCML 6-1 operation with 1 kV input voltage and 1 kW load.
Figure 4.16 shows a plot of efficiency vs. power supplied for 500 V to 200 V, 1 kV to
200 V and 1 kV to 100 V conversion ratios operated at a fixed 167 kHz (500 kHz effective
frequency). For 500 V to 200 V conversion, the converter reaches a peak efficiency of 98.4%
and achieves 97.5% efficiency at 2 kW. For 1 kV to 200 V conversion, the converter reaches
a peak efficiency of 96.5% and achieves 96.2% efficiency at 2 kW. The total volume of the
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Figure 4.15: The experimental prototype also operates with 100 V to 500 V step-up.
converter (including isolated gate drivers, cascaded bootstrap power supplies and input and
output capacitors) is 1.32 in3. At the demonstrated 2.0 kW power level, this leads to a power
density of 1500 W/in3. Note that this power density does not include the heat sink, which
is required for operation at full power.
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Figure 4.16: The experimental prototype exhibited a peak efficiency of 96.5% with a 1 kV
to 200 V step-down and peak efficiency of 98.4% with a 500 V to 200 V step-down.
To demonstrate ZVS, the converter switching frequency was reduced to generate an IZV S
of -2 A. Figure 4.17 shows the switching node under ZVS conditions. Note how the switching
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node reaches peak voltage before the switch is turned on, indicating ZVS of the high side
switch. To illustrate the benefits of ZVS, the efficiency of the converter was measured at a
fixed output current of 4 A at duty cycles ranging from 0.05 to 0.035 under three conditions:
1. Fixed frequency of 40 kHz, which corresponds to the calculated fswCfly for a 4 A load.
2. Variable switching frequency set at each duty cycle to the maximum of fswZV S and
fswCfly, with IZV S of -2 A. Furthermore, the deadtime is set long enough to enable
ZVS on the high-side and low-side switches.
3. Variable switching frequency set to the same values as Case 2, but with minimal
deadtime such that ZVS switching is not achieved.
Figure 4.18 plots measured efficiency of the three cases with respect to the left axis and
the ZVS variable frequency is plotted with respect to the right axis.
Figure 4.17: ZVS is achieved on the high-side switch with negative inductor current and
sufficient dead time to allow the GaN drain-to-source capacitance to fully charge.
For duty cycles between 0.1 and 0.25, the efficiency of the ZVS implementation (Case 2)
is higher than the fixed frequency (Case 1) by as much as 4% (representing a 43% power
loss reduction). At a duty cycle of 0.05, the ZVS efficiency is lower because the frequency
of the ZVS implementation is lower than 40 kHz, and at this operating point the additional
core losses on the inductors (due to the increased volt-second) are more than the reduced
losses from ZVS. To better quantify the benefits of ZVS compared to the benefits from
77
Figure 4.18: Variable frequency control enables ZVS and improves efficiency.
reduced inductor current ripple, the dotted line in Figure 4.18 plots Case 3, which has the
same switching frequency of Case 2 but does not have the benefit of ZVS. This plot shows
that most of the efficiency gain is due to the reduced inductor core losses, but ZVS does
contribute to the efficiency improvement. These plots further illustrate the design tradeoffs
in inductor selection. An inductor with losses less dependent on large current ripple (such
as air core inductors) would allow ZVS over a larger range and improve the overall converter
efficiency. This analysis also shows it is possible with this converter to trade off switching
losses (ZVS) with inductor losses (lower volt-second) for thermal purposes, enabling heat
sink optimization. It should be noted that operating with ZVS may not always lead to
the highest converter efficiency. As discussed in [89], the operating conditions required for
ZVS may increase the core losses in the inductor, to the point where overall converter losses
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are higher. These conditions present a tradeoff between switching losses and inductor core
losses, and are design dependent.
4.6 Conclusion
We presented a bidirectional 4-level FCML converter capable of 1 kV input voltage utilizing
650 V GaN transistors to reduce the component count and complexity. The experimental
prototype also utilized a cascaded bootstrap method to reduce the size and increase the
efficiency of the gate drive power. We showed operation at 1 kV with excellent flying
capacitor balancing, a peak efficiency of 96.5% at 1 kV operation and 98.4% for 500 V
operation. The prototype reached a power density of 1500 W/in3. This is the first work
to show 1 kV step-down voltage conversion with 650 V GaN devices and implement the
cascaded bootstrap gate drive power method for these voltage levels.
In addition, we introduced the design considerations required to enable ZVS through
variable frequency control over a wide operating range. The fundamental nature of the
FCML converter creates inherent valleys at specific duty cycles in the inductor ripple current.
These valleys, when coupled with flying capacitor ripple, inductor current saturation and
circuit operation prevent ZVS over the full operating range of the converter. We showed
how increasing flying capacitance, inductor saturation limits and potentially decreasing the
inductance lead to a larger operating range for ZVS. However, as noted in the results section,
the benefits of ZVS must be weighed against potential increases in losses from the inductor.
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CHAPTER 5
SOLAR INVERTER
5.1 Motivation
Recent trends in solar inverters [90–97] in addition to updates to UL 1703 have paved
the way for 1.5 kV solar systems. The primary driver for the higher voltage adoption
is the reduction in cabling, combiner boxes and installation costs for utility scale solar
plants [91, 98]. Suppliers such as GE, First Solar, Huawei and others have released 1500 V
products to the market with CEC efficiencies of over 98.5%. However, most systems still
deploy topologies designed for lower voltage systems, utilizing high-voltage IGBTs or silicon
carbide switches. As such, there is room for improvement through the application of wide-
bandgap devices (GaN) and innovative topologies. Figure 5.1 shows a high level block
diagram of the proposed 3-phase system.
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+
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Figure 5.1: System block diagram.
The 1.5 kV space is a challenge for GaN based power semiconductors. Figure 5.2 shows
a survey of commercially available GaN devices on the market today. Devices from GaN
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Systems, Transform, Efficient Power Conversion (EPC) Corporation, Infineon, Panasonic,
Navitas, and Texas Instruments are included in the survey. Most of GaN industry adoption is
focused on 650 V devices often used in 400 V telecom and universal input applications. So far,
commercially available GaN devices are lateral devices [99], while high-voltage superjunction
MOSFETs and silicon carbide switches are typically vertical devices [100] . At this time,
there are initial releases of 1200 V GaN devices, but these are not publicly available. In
this work, we will show that these lower voltage rated 650 V devices are well suited for
this intended application when used in the flying capacitor multi-level (FCML) topology [6,
18, 19], and can yield greatly enhanced power density while retaining the high efficiency
requirements of PV systems. While FCML-based inverters have been demonstrated at up to
1 kV [22, 23, 28, 101, 102], this is the first work to target 1500 V operation with 650 V class
transistors.
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Figure 5.2: Survey of GaN devices.
5.2 Design Goals
There are several notable 1.5 kV solar inverters released by industry. They range from high
power (> 1 MW) “container” solutions to lower power (< 200 kW) inverters. Table 5.1
summarizes the key specifications for six industry 1.5 kV solar inverters. Note that in many
cases, the 1500 V specification is a peak operating voltage. Most converters list an MPPT
range (sometimes listed as a rated power range) that is lower than 1.5 kV. Aside from the
81
Huawei SUN2000-100KTL, all three-phase inverters in Table 5.1 list an output voltage of
600 Vac (line-to-line).
For this dissertation work, a smaller scale 15 kW, 3-phase system is implemented. Higher
power through interleaving modules is possible but will not be explored in this work. Addi-
tional target specifications are outlined in Table 5.2.
Table 5.1: Industry 1.5 kV, 3-phase solar inverters.
Model Power [kW] Peak η CEC η MPPT Range [V] Power Density [W/in3]
GE LV5+ 2500 99.2 % 99.0 % 875 - 1300 2.9
SE Conext SmartGen CS2200 2200 98.8 % 98.5 % 905 - 1500 4.2
Yaskawa Solectria XGI 1500 166 98.7 % 98.5 % 860 - 1250 9.7
Sungrow SG125HV 125 98.9 % 98.5 % 860 - 1250 11.6
Huawei SUN2000-100KTL 100 99.0 % 98.5 % 880 - 1300 8.1
Huawei SUN2000-45KTL 45 98.7 % 98.5 % 600 - 1450 4.9
Table 5.2: Target specifications for the 3-phase, 15 kW system.
Specification Target
Power 15 kW
Frequency 60 Hz
Power Factor 0.8 lead - lag
THD < 3%
MPPT Range 900 - 1300
Peak η 99.0 %
CEC η 98.5 %
5.3 Design Alternatives
In addition to the single-stage FCML converter, there are several design alternatives for this
converter. The first consideration is a single-stage vs. two-stage approach. In [92] it was
argued that a two-stage approach (specifically a boost stage followed by an inverter stage,
as shown in Figure 5.3) would allow the PV string to operate over a wider MPPT range and
thus the system would be able to capture more energy from PV panels over the course of a
year. As discussed in [91], two-stage converters are common for small scale (< 350 W) and
medium scale (< 500 kW) grid-connected PV systems. While not included in this anaylsis,
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a boost stage could be included in this system before the FCML stage if a wider MPPT
operating range is desired. Based on the competitive analysis in Table 5.1 however, likely
only the Huawei SUN2000-45KTL utilizes a boost stage as it alone has an input range less
than 860 V. Note that 860 V corresponds to the peak voltage for 600 VAC, derated by 15%
per the typical operating range of the AC grid connection.
DC DC DC
ACDCAC
(a) (b)
MPPT / Boost Stage
Figure 5.3: System configurations for a single-stage PV inverter (a), and two-stage PV
inverter (b).
The work in [103] provides a high level overview of the most common transformerless
PV inverters, including the H5 and H6 [104], highly efficient and reliable inverter concept
(HERIC) [105], and neutral point clamped (NPC) half-bridge topology [106]. An interesting
multi-level version of the NPC converter is the hybrid active neutral point clamped (HANPC)
converter [102, 107]. This converter can be considered a hybrid of the NPC and FCML, as
shown in Figure 5.4. The main advantages are the reduced number of flying capacitors for
the same number of switching levels and the line frequency switching speeds for the high-
voltage bridge leg transistors, T1−T4. For three-phase systems with a split bus neutral point,
this is a benefit since the neutral point capacitors are already part of the system. A 7-level
HANPC converter was recently demonstrated for a high-efficiency, 800 V, 10 kW three-phase
inverter in [102]. It should be noted that due to the target efficiency, this converter switched
at 10 kHz switching frequency.
Due to the limited selected of high-voltage commercially available switching devices, the
HANPC converter is less attractive for 1500 V solar applications. The bridge-leg switches
(T1−T4) must be rated for half of the input voltage, likely requiring 900 V class devices [92].
Likewise, the FCML switches must be rated to Vin/(2(N − 1)). To take advantage of com-
mercially available 200 V GaN devices, a 5-level converter would be required. The device
count of the FCML stage in the HANPC would match the part count in the 5-level con-
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Figure 5.4: A 7-level HANPC is an alternative topology for high-voltage PV inverters.
verter proposed here, though at significantly different voltage ratings. It should be noted
that as GaN adoption increases and if the design portfolio expands to more intermediate
voltage levels (400 V), then the HANPC topology becomes more attractive for higher voltage
multi-level applications.
Given existing the device portfolio, for this work we propose to investigate a 4-, 5-, or 6-
level FCML single-stage converter with 650 V GaN devices. These FCML converters avoid
the need for a mix of high-voltage and many low-voltage switches required in the HANPC
while still providing the reduced filter inductor requirements of a multi-level topology.
5.4 Design Optimization
Building on prior work [28], converter losses and volume are modeled in Matlab. Losses
include transistor (conduction and switching), inductor (core, DC and AC), capacitor (ESR)
and estimated parasitic (PCB trace resistance) losses. The loss calculations are performed
for the given converter configuration (number of levels, transistor, inductors, capacitors,
switching frequency, input voltage and output current) at multiple (1000) points distributed
through the sine wave output. Operational violations (inductor saturation, switch over-
voltage) are also checked and failed designs are discarded. Monte Carlo analysis with variable
converter configurations is then applied to generate the Pareto fronts between losses and
volume. For the analysis, several parameters can be configured as variable or fixed, including
the type and number of inductors, type and number of flying capacitors, type of switches,
number of levels, switching frequency, output current and DC input voltage. Note that
the current implementation only supports inductor loss models for Vishay inductors, but
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the code could be expanded for other manufacturers provided they supply loss models and
specifications.
5.4.1 Preliminary Model Validation
The loss model was validated against the 4-level FCML converter (operating in DC-DC
step-down) discussed in Chapter 4. Figure 5.5 shows the measured and modeled efficiencies
for the 4-level FCML converter operating at switching frequency of 167 kHz with DC-DC
step-down operation. The modeled results match well with the measured results, with some
deviation at light load.
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Figure 5.5: Measured results agree well with modeled losses.
Figure 5.6 shows the loss breakdown with a input voltage of 1 kV and 1 kW load. This
design prioritized power density over efficiency, so the design was limited to low profile
inductors. As such, half of the losses are shared across the two 10 µH inductors. At 2 kW,
shown in Figure 5.7, the losses are well distributed among the switching, conduction and
inductor losses. While the total power measured in these plots match well with the modeled
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losses, it should be noted that both the transistors and inductors used in the final prototype
will not be the same as those used in this 4-level FCML. However, the GaN switches and
inductors are from the same suppliers and the equations used in the model are the same, so
there should be good agreement between model and results.
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Figure 5.6: At half power, inductor losses
contribute to half to the total losses.
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Figure 5.7: At full power, losses are well
distributed between switching, conduction
and inductor losses.
5.4.2 Switch Selection
As low cost is desired in solar applications, superjunction MOSFETs were considered for
this converter in addition to GaN devices. Table 5.3 summarizes the key specifications for
the GaN Systems GS66516B and Infineon IPT65R033G7 switches considered. The GaN
switches considered are from the same supplier (GaN Systems) as the switches used in the
initial prototype discussed in Chapter 4 and can utilize the same gate drivers and isolated
power supplies. However, the Infineon superjunction MOSFETs gate drive requirements are
significantly different. The Infineon parts perform best with respect to conduction losses
with VGS greater than 10 V (ideally 20 V) and require an order of magnitude higher gate
charge. A new set of gate drivers and power supplies would have to be validated for such a
design. Another risk with the MOSFETs is that the loss models have only been validated
with GaN switches. Losses such as body diode reverse recovery and gate driving that are
minimal or non-existent for GaN devices would have a larger contribution for silicon devices
and are not included in the current optimization code.
To evaluate the switches, Pareto fronts were modeled for 4- and 5-level converters. The
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Table 5.3: Switch key specifications.
Specification GS66516B IPT65R033G7
VDS max 650 V 650 V
RDS(on) max 32 mΩ 33 mΩ
QG 12 nC 110 nC
Footprint 11 x 9 x 0.51 mm 11.5 x 10 x 2.2 mm
Estimated Cost (Qty. 1k) ✩ 32.00 ✩ 9.50
inductor value (5.6 µH) and configuration (4 series connected) were kept constant while the
Monte Carlo analysis swept the output current, switching frequency and number of parallel
capacitors. Figure 5.8 shows the results for the GaN switches with an input voltage of
1200 V, resulting in a 4-level peak efficiency of 98.5% and 5-level peak efficiency of 98.7%.
In comparison, Figure 5.9 shows the results of the same analysis with the superjunction
MOSFETs. Note that the power density is slightly higher due to the increased height of the
MOSFET package - for practical purposes these designs would have very similar board area
and thus volume. The superjunction MOSFETs do show a lower peak efficiency, with the
4-level peak at 98.3% and 5-level peak at 98.4%.
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Figure 5.8: With 650 V GaN devices, the 4- and 5-level designs reach peak efficiencies of
98.5% and 98.7%.
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Figure 5.9: With 650 V superjunction MOSFET devices, the 4- and 5-level designs reach
peak efficiencies of 98.3% and 98.4%.
The performance differences between GaN and the superjunction MOSFET are even more
apparent over the full voltage input range of the converter. Figure 5.10 shows the efficiency
of 4- and 5-level designs over the full input voltage range of the converter for a 5 kW load.
Across the full input voltage range, the GaN devices (“GS” in Figure 5.10) exhibit higher
efficiency than the Infineon (“INF”) devices. For the 5-level case with the 5 kW load,
the efficiency difference between GaN and silicon devices is approximately 0.3% or 15 W.
Note that all of the additional loss is distributed on the switches, as the inductor losses are
equivalent between the designs.
5.4.3 Level Selection
The number of levels in the FCML converter presents a large set of design trade-offs. The
fundamental limit on the lower number of levels is the voltage stress on the switches. Designs
lower than four levels require switch blocking voltages over 650 V and eliminate most GaN
and superjunction MOSFETs. With a maximum of 1500 V, a 4-level design leads to a
typical switch voltage stress of 500 V. This headroom allows for additional voltage stress
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Figure 5.10: With a 5 kW load, the superjunction MOSFETs lead to noticeably lower
efficiency than the GaN devices at higher input voltages.
due to flying capacitor ripple, flying capacitor imbalance and switching transition ringing.
Designs with more levels further reduce the voltage stress on the switches, so the design
choice becomes a factor of cost, size and efficiency.
From a cost perspective, adding more levels increases component count and thus part
cost. The switches are likely to be the most expensive components in this design and
each additional level adds two switches and the accompanying gate drive circuitry. Each
additional level adds an additional flying capacitor, which adds cost, though some of this
cost can be mitigated by reducing the flying capacitance of each flying capacitor since the
additional headroom on the switch allows for more ripple on the flying capacitors. From the
system perspective, more levels spread out the heat loads over more switches, which could
reduce the cost and complexity of the heat sink and cooling solutions. Size should follow
similar trends: more levels increase the PCB footprint but may not increase the volume of
the heat sink.
The efficiency impact from the number of levels becomes a trade-off of lower conduction
losses with fewer levels and lower switching and inductor losses with more levels. Figure 5.11
shows the Pareto front for 4-, 5- and 6-level converters with a 1200 V input and a minimum
load of 5 kW. The 4-, 5- and 6-level designs predict efficiencies of 98.5%, 98.7% and 98.6%
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Figure 5.11: Pareto fronts show that more than five levels do not improve efficiency with a
1200 V input voltage.
respectively. Figure 5.12 breaks down the Pareto front peak efficiencies for the 4-, 5- and
6-level designs with a 1200 V input and a 5 kW load. As expected, due to the additional
switches in the load current path, the conduction losses increase with the number of levels.
However, the switching losses decrease as the number of levels increases since the switch
voltage is less (reducing the switch overlap losses) and the Pareto optimal switching frequency
reduces with the number levels. This is despite the additional switches present. Inductor
losses also reduce with more levels as the effective switching frequency increases and the
voltage swing across the inductor decreases, leading to lower core and AC losses.
With all of the losses taken into account, the 6-level design is less efficient than the 5-level
design across the input voltage range because the increased conduction losses are greater
than the reduced switching and inductor losses. The 4-level design is slightly more efficient
at 900 V and has very similar losses at up to 1200 V. Above 1200 V, the increases in
switching and inductor losses dominate the difference in conduction losses and the 5-level
converter is noticeably more efficient. At the extreme of 1500 V input with a 5 kW load,
the 4-level design produces 89 W while the 5-level design only generates 77 W. Furthermore,
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Figure 5.12: With 1200 V input, conduction losses increase with the number of levels but
inductor losses decrease.
the worst case expected losses per switch are 9.4 W and 7.2 W for the 4-level and 5-level
designs respectively, while the losses per inductor are 7.7 W and 4 W respectively. The
heat distribution on the 5-level design will be much easier to manage compared to the 4-
level design. Taking into account the cost, efficiency, and thermal management, the 5-level
design offers the most attractive balance, especially when high-voltage operation is taken
into account.
5.5 Experimental Prototype Design
Figure 5.13 shows a simplified schematic of the single-phase, 5-level inverter.
5.5.1 Capacitor Sizing
The sizing requirements for the flying capacitors are determined by the peak current, switch-
ing frequency, and the allowed voltage ripple on the flying capacitors (limited by the GaN
switch voltage ratings). The typical equation referenced for flying capacitor sizing [23,24] is
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Figure 5.13: A 5-level FCML inverter reduces the switch stress to Vin/4. The commutation
loop (inset) between switch pairs must be minimized to reduce parasitic inductance.
given as:
C =
iout,pk
2αCV Vinfsw
(5.1)
In Equation 5.1, αCV represents the allowable voltage ripple on the flying capacitors as a
fraction of the nominal switching blocking voltage. Note that this equation represents the
worst case ripple condition in the converter, and assumes that the peak current condition
occurs under the conditions
1
N − 1
< Dpk <
N − 2
N − 1
(5.2)
For ground referenced inverters with an unfolder stage [22], the peak current delivery is
typically within these bounds. Likewise, for inverters with a high number of levels [24,28,88,
108] the duty cycle has a wider operating range before it exceeds these bounds. However, for
the split bus architecture used with a 5-level inverter, these bounds are exceeded under many
operating conditions. When the peak current occurs at a duty cycle great than (N−2)/N−1)
or 0.75 for this 5-level design, then the capacitor ripple due to the peak current is given by
C =
iout,pk(1−Deff )
2αCV Vinfsw
(5.3)
Note that at Deff = 0, Equation 5.3 is equivalent to Equation 5.1 but as the modulation
index increases Deff approaches 1, the charge/discharge duration of the flying capacitors
92
V
o
lt
ag
e 
[V
]
-600
-400
-200
0
200
400
600
800
× 1e-22.6 2.8 3.0 3.2 3.4 3.6 3.8
C
u
rr
en
t 
[A
]
-25
-20
-15
-10
-5
0
5
10
15
20
25
V
C3
V
sw
i
L
Figure 5.14: With a peak duty cycle of 0.8, the peak capacitor ripple occurs at the peak
current.
decreases and the voltage ripple decreases. This behavior is due to more of the current
being delivered directly to the load and not through the flying capacitors. To illustrate this
behavior, Figure 5.14 shows the simulated capacitor ripple with a peak duty cycle of 0.8.
Note that this is near the 5-level boundary of D < 0.75, and so the peak voltage ripple
occurs near the peak current. However, with a peak duty cycle of D = 0.99, as shown in
Figure 5.15, the peak capacitor ripple actually does not occur at the peak output current.
For this 5-level design, Equation 5.1 is valid for D < 0.75. With a 1300 V input voltage
and 350 Vrms output voltage, a peak duty cycle of 0.76 would be required. While this value
is greater than 0.75, the sinusoidal current at the peak is relatively flat, meaning that the
worst case corresponds closely to Equation 5.1. Given these conditions and assuming a peak
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Figure 5.15: With a peak duty cycle of 0.99, the peak capacitor ripple does not occur at
the peak current, but rather at the current when the D = 0.8.
output current of 20.5 A (corresponding to a 5 kW single-phase load), αCV = 0.2, Vin =
1500 V, and fsw = 60 kHz, a required capacitance of 5.7 µF was found. Note that this value
leaves margin at lower operating voltages and output current.
With these requirements, C3 was designed with TDK 630 V NPO capacitors with 0.1 µF
capacitance. To meet the voltage operating conditions of 3Vin/4 = 1125 V, two capacitors
were needed in series. To reach the required total capacitance, 2 banks of 12 capacitors were
placed in series (for a total of 24 capacitors) for a total of 0.6 µF. For C2, a peak operating of
750 V (Vin/2) is required. For this voltage, 2 series-connected 2.2 µF, 450 V X6S capacitors
from TDK were chosen. Since the X6S capacitors de-rate with voltage bias [109], a total
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of 8 capacitors (2 banks of 4 in parallel) were included in the design to give a worst case
capacitance of 1.0 µF. C1 required a peak voltage of 375 V. While only two parallel X6S TDK
capacitors were needed to achieve the required capacitance, four were included in the design
to accommodate the high current requirements and to reduce the ESR losses. Table 5.4
summarizes the capacitor selections.
Table 5.4: Component listing of the 5-level FCML prototype.
Function Block Component Mfr. & Part number Parameters
5-level FCML GaN FETs GaN Systems GS66516B 650 V, 25 mΩ
Capacitors (C3) TDK C5750C0G2J104J280KC × 24 630 V, 0.1 µF
Capacitors (C2) TDK C5750X6S2W225K250KA × 8 450 V, 2.2 µF
Capacitors (C1) TDK C5750X6S2W225K250KA × 4 450 V, 2.2 µF
Capacitors (Cout) TDK C5750C0G2J104J280KC × 12 630 V, 0.1 µF
Inductors (L) Coilcraft XAL1513-153 × 4 23.5 A, 15 µH
Cascaded bootstrap Isolated gate drivers Silicon Labs SI8271GB-IS
Bootstrap diodes Rohm RFN2LAM6SCT 600 V
LDO Texas Instrument LP2985IM5-6.1/NOPB
Bootstrap Capacitors Murata GRT32EC81C476KE3L × 2 X6S, 16 V, 47 µF
Isolated Power Supply Cui Inc. PQM1-S5-S12-M 12 V, 1 W
Controller Board Logic level shifters Texas Instruments SN74LV4T125PWR
Microcontroller Texas Instruments TMX320F28377D
5.5.2 Layout Considerations
FCML converters achieve reduction in switch voltage stress, and filter inductor volt-second
product through a combination of flying capacitors, multiple switch pairs and advanced
control. Figure 5.13 shows the schematic for a 5-level FCML converter with a split-bus
capacitor bank to provide a mid-point reference for the output in a single-phase inverter.
Control is achieved through a phase-shifted PWM (PS-PWM) control scheme, in which
the control signals for each switch utilize the same duty cycle, D, but are phase-shifted by
360◦/(N −1) from subsequent control signals, as shown in Figure 5.16. Note that the switch
pairs (Sia and Sib) are complementary. When operated in this manner, the voltage switch
stress of the switch is reduced to Vin/(N − 1) and the volt-second of the filter inductor, L,
is reduced by 1/(N − 1)2 when compared to a 2-level buck converter.
One of the design challenges of the FCML converter is minimizing the multiple commuta-
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Figure 5.17: Bypass capacitors limit the
commutation loop between switch pairs.
tion loops between switch pairs (Sia and Sib). Large area commutation loops create parasitic
inductance which, when combined with high speed GaN switch rise times, leads to switch
ringing and additional losses. However, high-voltage creepage and clearance requirements
prevent placing the flying capacitors close to the switching pairs. Instead, bypass capacitors,
CBP , are placed between the GaN switches in a switching cell with a minimized commuta-
tion loop, as shown in Figure 5.17. Note that the bypass capacitors must be rated for the
full rating of the capacitors with which they are placed in parallel. These include the flying
capacitors and the input capacitors, with a peak voltage rating requirement of 1500 V. For
the bypass capacitors in parallel with the input and C3, ceramic capacitors rated to 1500 V
and 0.033 µF were selected. The remaining bypass capacitors were populated with 1000 V,
0.1 µF capacitors. Figure 5.18 shows an annotated photograph of the 5-level experimental
prototype.
To further reduce ringing and improve EMI, a copper shielding plane was designed in
the first layer below the switching commutation loop [110]. Figure 5.19 shows a rendering
of the commutation loop with the switches, and the signal layer with the shield. The
copper plane provides a conductor for the eddy currents induced by the magnetic AC field
in the commutation loop. The eddy currents also produce an AC magnetic field, but in the
opposite direction such that they cancel out. Thus, the inclusion of the plane reduces the
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Figure 5.18: Annotated photograph of the experimental 5-level FCML prototype. Switch
pairs are outlined in white.
loop inductance and switch voltage ringing on switching transitions.
Figure 5.19: A shield plane underneath the commutation loop reduces EMI and switching
noise.
5.5.3 Thermal Considerations
The bottom-side cooled GaN Systems switches allow for an easy-to-assemble back-side heat
sink. As shown in Figure 5.19, thermal vias were stitched in an offset pattern, which has
been shown to improve thermal performance [111]. For each GaN switch, over 100 thermal
vias were included per GaN Systems guidelines [112].
As shown in Figure 5.20, the bottom-side copper mask was removed over the bottom-side
copper to aide in thermal conduction. One of the concerns with this approach is the potential
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Figure 5.20: Thermal pads on the back side help conduct heat the to back-side heat sink.
for added capacitance to the bottom-side heat sink. For thermal considerations, more copper
area is desired to improve the thermal conduction to the heat sink. However, the capacitive
coupling is proportional to the area, so greater area leads to great capacitance. To evaluate
the potential impact, we considered the potential power loss from this area.
In a worst case analysis, the total area, A, of the switching nodes on the back side of the
board is less than 3.5 cm2. For this converter, Bergquist TDP HC5000 [113] gap pad was
used as the thermal interface material. The gap pad has a thickness, d, of 1.57 mm and a
dielectric constant of 8 - the gap pad clearly makes a poor dielectric material. Using these
parameters, and the equation for a two-plate capacitor
C = ǫ
A
d
(5.4)
the total capacitance between the switching nodes and the heat sink evaluates to 16 pF. As
a bounding assumption, if it is assumed that all nodes switch at the effective switching
frequency (240 kHz) from 0 V to the half of the maximum input voltage (750 V), then the
total power loss would be 11 mW.
With respect to the capacitive increase to each GaN node and the impact on switching
transition time, the effective time related output capacitance of the GS66516B is 284 pF [114].
The highest calculated capacitance added to a single GaN device is less than 2.5 pF, which
should have a negligible impact on the switch rise and fall time.
For the heat sink design, several commercially available heat sinks were considered. For
ease of use, cost and time considerations, custom heat sinks were not considered. Two
round-pin heat sinks were evaluated for this design. Due to the size of the converter, for
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each case two individual heat sinks would be needed for each prototype. Model HS2073DB,
an aluminum, 117 mm x 61 mm x 18 mm full brick DC/DC heatsink from Radian heatsink
was specified with a thermal resistance of 0.5 ◦C/W at 400 LFM (2 m/s) air flow [115].
Another option was the CF04-125-50-20, aluminum, 125 mm x 50 mm x 20 mm heatsink from
MyHeatSink.com [116]. The CF04-125-50-20 specified a thermal resistance of 0.12 ◦C/W at
400 LFM (2 m/s) air flow. Both have similar cost and availability so the CF04-125-50-20
was chosen for the lower thermal resistance.
5.5.4 Digital Control and Gate Drive Considerations
A Texas Instruments C2000 microcontroller was selected for the control platform for the
experimental prototype. For this stage of the evaluation, feedback was not implemented
and the control was implemented in open loop. To generate the sinusoidal output, the duty
cycle, D, was generated in the controller as
D(t) = 0.5 +M · sin(ωt) (5.5)
The modulation depth, M , determines the AC output voltage given by
Vout,pk =M · Vin, 0 < M < 0.5 (5.6)
For three-phase operation, a simple master/slave control scheme was implemented. The
master device was programmed to free run on startup and export a sync signal that toggled
high on the rising zero-crossing of the output voltage and toggled low on the negative slope
zero crossing. The slave devices use the sync signal as a start trigger, but operate at phase
shifts of 120◦ and 240◦. All three controllers operate with the same switching frequency and
modulation depth.
A cascaded boot-strap method was used to power the Silicon Labs SI8271 isolated gate
drivers. Since the GaN Systems 650 V switches have a limited gate driving range (5 - 6.5 V),
a Texas Instruments 6.1 V LDO is included to regulate the isolated gate drive supply. The
split-bus configuration of this design imposed additional design constraints. With the neutral
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Figure 5.21: The cascaded bootstrap requires an isolated power supply due to the negative
DC input referenced to Vdc−.
point connected to earth ground, the supply voltage to the bottom of the cascaded bootstrap
had to be referenced to the negative terminal of the DC input voltage, Vdc−, instead of earth
ground, as shown in Figure 5.21. In practical terms, this requires the 12 V supply to up to
negative 750 V. Rather than impose this limitation on an external power supply, a Cui Inc.
PQM1-S5-S12-M, isolated, 5-12 V power supply was included in the design. Note that the
design of the cascaded bootstrap supply could potentially be simplified with the alternative
silicon superjunction MOSFETs considered since they have a much wider operating range
(10-20 V). However, the gate drive power requirements would likely be higher since the gate
charge is roughly 10x higher and a higher power rated isolated power supply would need to
be included.
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5.6 Experimental Results
An automated test and measurement system was developed to evaluate both single-phase
and three-phase operation. A Keysight N8937A 1500 V, 30 A, 15 kW power supply enabled
testing over the required input range. A Keysight PA2201A power analyzer measured the
DC input power and a single channel of AC output and a Yokogawa WT3000 measured
the remaining AC channels. All measurements were collected and logged to file utilizing
a LabVIEW program over a GPIB interface. Loads consisted of a Chroma 63803 3.6 kW,
350 Vrms electronic load, a Chroma 63804 4.5 kW, 350 Vrms electronic load and a set of
resistor boxes. The electronic loads were also controlled over GPIB to enable automated
testing over multiple load conditions. As shown in Figure 5.22, the three experimental
prototypes connect to a shared DC baseboard and a Flir T420 thermal camera provided
temperature monitoring.
Figure 5.22: Three hardware prototypes share a baseboard for DC power with a thermal
camera for temperature monitoring.
5.6.1 Single-Phase Evaluation
To evaluate operation of the experimental prototypes, each power converter was tested in a
single-phase configuration. Figure 5.23 shows the output voltage, switching node voltage and
output current for a single-phase design with a 1 kV input and a 3 kW load. As expected,
the output generates a clean 60 Hz output voltage. The switching node voltage exhibits
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5 distinct levels, with relatively little deviation in the levels, indicating acceptable natural
balancing of the flying capacitors. The output current is also sinusoidal, with some higher
frequency harmonics.
Figure 5.23: With 1000 Vdc input and a 3 kW load, the converter exhibits excellent flying
capacitor balancing and sinusoidal output voltage and current.
One of the advantages of the multi-level output is the high fidelity sine wave generation,
characterized by the low output THD. The Keysight PA2201A power analyzer provided THD
measurements for output voltage and current. Figure 5.24 shows the THD measurement on
the output voltage with an input voltage of 1100 V, and a 3.4 A load. THD is measured at
0.23%, well below the 3% specified by many of the industry inverters. Figure 5.25 shows the
THD measurement for the output current under the same conditions. At a measured 0.23%
THD, the current also falls well below industry power inverters. Table 5.5 shows the THD
measurements for different input voltages and output loads. In all cases tested, the THD
remained low at less than 0.25%.
Table 5.5: THD results.
Input Voltage Output Current Output Voltage THD Output Current THD
500 V 1.56 A 0.20 % 0.21 %
1000 V 3.1 A 0.22 % 0.22 %
1100 V 3.4 A 0.23 % 0.23 %
The single-phase efficiency of the converter was also evaluated with different switching
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Figure 5.24: The multi-level converter generates sinusoidal voltage output at an extremely
low THD.
Figure 5.25: The multi-level converter generates sinusoidal current output at an extremely
low THD.
frequencies and input voltages. Figure 5.26 shows the measured efficiency with switching
frequencies of 50 kHz and 60 kHz and with input voltages of 1000 V and 1100 V. The
converter reaches a peak efficiency of 98.5 % in all cases, and maintains an efficiency of
98.2 % at 5 kW with an input voltage of 1100 V and a 50 kHz switching frequency.
The single-phase efficiency of each converter was also evaluated. Figure 5.27 shows the
measured efficiency for the three converters with M = 0.45 and input voltages of 750 V and
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Figure 5.26: In single-phase operation, lowering the switching frequency improves the
efficiency.
1000 V. The efficiencies of the three boards are very similar, and all reach a peak efficiency
of 98.5%.
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Figure 5.27: In single-phase operation, the efficiency of the three prototypes are similar.
A wide input voltage range is required to accommodate the irradiation variance and max-
imum power point of the solar string. However, the output voltage must remain relatively
fixed to deliver current to the grid. To account for this the converter must operate at differ-
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ent conversion ratios, controlled by the modulation depth, M . For this converter, a higher
modulation depth corresponds with more direct power [117,118] and thus a higher efficiency.
In this context, direct power corresponds with more power delivered from the input directly
to the output, without that power requiring buffering through and energy storage element
(flying capacitors and inductors). Figure 5.28 shows the efficiency for the converter with
M = 0.4 and M = 0.45. As expected, the efficiency is greater with a higher M .
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Figure 5.28: A lower modulation depth leads to lower efficiency.
However, for higher voltages a lower modulation depth is required to maintain the output
voltage at the same point. Due to this relationship, the efficiency decreases slightly at higher
input voltages when the modulation depth is adjusted to keep the same output voltage. For
a fixed output voltage of 350 Vrms, the modulation depths must be 0.4 and 0.45 with
Vin =1200 V and 1100 V respectively. This accounts for the slightly lower efficiency, as
shown in Figure 5.29.
The cascaded bootstrap gate driver power architecture places a limitation on the modu-
lation depth of the converter [119]. As each bootstrap capacitor is only charged when the
transistor lower in the string is closed, at high and low duty cycles (corresponding to a high
modulation depth), the conduction time available to the bootstrap capacitors is limited. At
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Figure 5.29: Efficiency vs. power for 1200 V input and 1100 V input with a fixed 350 Vrms
output.
the extremes, no charge sharing occurs among the high-side bootstrap capacitors as the duty
cycle approaches 1 and no charge sharing occurs among the low-side bootstrap capacitors
as the duty cycle approaches 0. With the reduced charging time, the bootstrap capacitors
discharge over the line cycle and reduce the gate drive strength to GaN switches.
Another issue with the cascaded bootstrap unique to this design is the relatively high
GaN switch RDS,on (compared to the lower voltage devices used in [32, 86, 87, 120]) coupled
with a high peak output current (over 20 A). Under these conditions, the drain-to-source
voltage drop, VDS, across the charging switch plays a larger role in the bootstrap capacitor
voltage. As shown in Figure 5.30, when switch Si−1 is closed, bootstrap capacitor CBi is
charged through Dbi by Cb(i−1). Through KVL, the voltage across Cbi can be found:
VCBi = VCBi−1 − VDBi − VDSi−1 = VCBi−1 − VDBi − ilRDS,on (5.7)
For switches with low RDS,on or low current, the voltage drop across the switch is negligible.
However, assuming the nominal 25 mΩ on resistance of the GaN switches used here, and
a peak current of over 20 A, the drain-to-source voltage drop across these GaN switches
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Figure 5.30: The charging loop in the cascaded bootstrap includes drops from the
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is over 0.5 V. This drop likely becomes larger with device heating (higher RDS,on) and
current ripple (higher iL). Furthermore, it should be noted that the effect is cumulative, as
each bootstrap capacitor is charged to a lower voltage throughout the stack. These effects
(decreased charging time and increased switch voltage drop) can combine to cause imbalances
in the flying capacitors at higher output currents, as shown in Figure 5.31.
Figure 5.31: A large imbalance in the flying capacitors is induced at high modulation
depth.
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These imbalances increase switch voltage stress and cause uneven losses across the switches,
leading to hot spots on individual devices. In extreme cases, these imbalances led to de-
vice failures. To reduce the occurrences of these imbalances, the bootstrap capacitors were
increased to approximately 100 µF, and the modulation depth was limited to 0.45. Fu-
ture work should investigate higher voltage isolated supplies or alternative gate drive power
architectures.
The original 5.6 µH Vishay inductors were replaced with larger profile 15 µH inductors
from CoilCraft. The primary objective of the change was higher efficiency. The CoilCraft
inductors had similar ESR with lower core losses compared to the Vishay inductors. Another
benefit was an improvement in the natural balancing. Figure 5.32 shows the switching node,
Vsw, and inductor current, iL, with the Vishay 5.6 µH. The envelopes in the middle levels
indicate imbalances in the flying capacitors. While these imbalances were not enough to
cause failures, they still cause additional switch voltage stress.
Figure 5.32: Lower filter inductance leads to more current ripple, and imbalances in the
flying capacitors.
Figure 5.33 shows the same test conditions with the 15 µH CoilCraft inductors. In addition
to the expected decrease in inductor current ripple, the improvement in the flying capacitor
natural balancing is evident in the plot of the switching node. This likely due in part to the
overall reduction in the peak inductor current and the impact on the bootstrap capacitor
voltages.
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Figure 5.33: Higher filter inductance reduces the current ripple and improves the natural
balancing.
5.6.2 Three-Phase Evaluation
To evaluate the system with under three-phase conditions, the converters were start synchro-
nized with appropriate phase shifts, as discussed in Section 5.5.4. For testing, the resistor
load bank was set to a fixed load, and the electronic loads were adjusted to match the resistor
bank current draw. Loads were connected line-to-neutral in a Wye connection.
Figure 5.34: Three-phase line-to-neutral output voltages and current with an 1100 V input.
Figure 5.34 shows the output line-to-neutral voltages for each phase with a 1100 V DC
input and a 350 V output. The line current of Phase A was also recorded. Note that all
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three converters operate with a well-balanced output with a 60 Hz frequency and appropriate
phase shifts. Figure 5.35 shows the three phases measured line-to-line. Each phase operates
at approximately 600 Vac, the target output voltage for this converter. Note that some errors
in the synchronization and imbalance in converter output voltages lead to slight variation in
the line-to-line voltages.
Figure 5.35: Three-phase line-to-neutral output voltages and current with an 1100 V input.
Figure 5.36 shows the efficiency of the three-phase system at up to 10 kW. The system
reaches a peak efficiency of over 98.55%.
5.6.3 Thermal Evaluation
Figure 5.37 shows a thermal image of the converter operating with a 4 kW load. Based on
measured results, 70 W of loss were dissipated by the heat sinks. Note that GaN switch S2b,
shown in Figure 5.13 and denoted at Sp5 in Figure 5.37, was measured at 5 ◦C hotter than
the next highest switch. Theoretically, all of the low-side switches should have the same
conduction and switching losses and ideally would be at the same temperature.
One of the causes of the uneven thermal dissipation was the air flow. Airflow was provided
from a blower on the left side of the board. Air flow measured at the left-most edge was
measured at 5 m/s. At the midpoint, airflow dropped to 3 m/s and at the right-most edge of
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Figure 5.36: Efficiency vs. power for the three-phase system.
Figure 5.37: With a 4 kW load, the converter reaches a peak temperature of 72.4 ◦C.
the heatsink was measured at 1.5 m/s. Another likely cause in the deviation in temperature
is due to the heat sink mounting and position of the two heat sinks. Figure 5.38 shows the
back side of an experimental prototype with the mounted heat sinks. Switch S2b is near
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the gap between the two heat sinks, and furthest away from the mounting points. Future
designs should consider a single solid heat sink, or mounting points located closer to the
outer edges of the heat sinks.
Figure 5.38: Switch S2b is near the gap between heat sinks and beyond the mounting point,
reducing the thermal contact.
5.7 Conclusion
We presented a 5-level FCML inverter for 1500 V solar applications with a peak efficiency of
98.5%. The design was the result of a Pareto front optimization study, with considerations
for different switches, number of levels, switching frequencies and passive components. The
resulting design utilized 650 V GaN switches from GaN Systems, and is the first demonstra-
tion of a multi-level inverter at these voltage levels. The multi-level converter demonstrated
excellent THD at less than 0.25%, and single-phase operation at up to 5 kW. Preliminary
three-phase results showed peak efficiencies up to 98.5% at 7 kW and 600 VAC output.
5.8 Future Work
One of the notable results from the design optimization was the viability of the silicon
MOSFET solution. While the GaN solutions in simulation consistently performed better in
terms of power density and efficiency, the silicon solutions were certainly within the margin of
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error between simulation and actual measurements. Furthermore, silicon devices offer more
design flexibility in the gate driving scheme with an increased operating range of 10-20 V
gate-to-source voltage. This would allow for a wider operating range of the gate drive power,
and potentially reduce the risk of imbalances due to the cascaded bootstrap architecture. It
should be noted there are notable risks with a silicon based approach. The overall gate drive
power would have to be increased due to the approximately 10x gate charge requirements
of the silicon devices. Also, while the silicon devices have a wider gate drive range, the
RDS,on of the devices does vary with the gate-to-source voltage, which may create additional
capacitor imbalance issues. From a cost standpoint, the silicon solution looks very attractive
and each generation of silicon superjunction MOSFETS shows continued improvement.
There are two approaches that would likely increase efficiency. As noted in [102], most
high efficiency converters switch in the 10-20 kHz range, and lowering switching frequency
significantly would likely improve efficiency. The main barriers to this approach are the
capacitor and inductor sizing. Aside from the obvious trade-off in volume, increasing the
flying capacitance in particular proves challenging as the ceramic capacitors used in this
design do not scale well to larger packages. The exception to this may be the recently
released Flex Assembly (FA) series CeraLink capacitors [121]. These capacitors meet many
of the voltage rating requirements for the input and flying capacitor values, scale well in PCB
footprint area and meet the current handling requirements needed for the flying capacitors.
However, the CeraLink capacitors have been shown to have higher ESR than comparable
X6S capacitors [122] and would have to be validated for these use cases. Cost is also a
consideration with the CeraLink capacitors. Further reduction in switching frequency would
also force a revisit of the inductor sizing, as an increase in volt-second would increase current
ripple and core losses.
Another approach to improve efficiency of the system would be to incorporate the newest
GaN devices from GaN Systems. These newer devices improve the RDS,on to 12-18 mΩ
and would significantly improve conduction losses. Currently, the devices do not come
in a commercially available package, so significant work would need to be invested in the
packaging to take advantage of these capabilities.
As noted, one of the limitations in this design is the cascaded bootstrap gate drive power
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supply architecture. These could be replaced by isolated power supplies, though likely with
additional cost and size requirements. However, the cost and complexity of the cascaded
bootstrap have increased with the additional capacitors included to the point that isolated
supplies may be comparable in cost if not size.
The airflow in the system has not been optimized, and would benefit from a more careful
study. Specifically, more even airflow across the entire heat sinks would alleviate some of
the local hotspots, and likely allow for higher power operation. In addition, due to the low
cost and soft and compliant nature of the Bergquist gap pad, most testing was done with
the HC5000 material. Products from AlpaCool are not as compliant and cost significantly
more, but have a roughly 3x higher thermal conductivity.
The focus of this work was on developing the hardware prototypes to prove out the multi-
level architecture for high-voltage converters. While this goal has been met, there is signif-
icant work left in control and grid interface accommodations. The control platform would
benefit from a switch to an FPGA based solution and the addition of sensing for feedback.
Furthermore, EMI considerations need to be investigated and implemented. To aide de-
velopment, the main DC baseboard and AC baseboard were adopted from prior work. As
the goals of these projects have diverged there are opportunities to improve this system by
incorporating many of the EMI and filtering requirements onto these baseboards, specific
to this solar application. It should be noted that there was a significant time savings in
using this existing infrastructure, so for the scope of this project their availability was much
appreciated.
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APPENDIX A
CONTROL CODE
A.1 CEDC Control Code
This code implements the CEDC method for a 4-level FCML converter with valley current
sensing. The Main.c configures the ADCs, and the CEDC.c configures the PWMs and
implements the CEDC control.
A.1.1 CEDC Control Code: Main
//###########################################################################
// FILE: main.c
// TITLE: Based on Check PWM Dead-Band Example
//
//! \addtogroup cpu01_example_list
//! <h1> EPWM dead band control (epwm_deadband)</h1>
//!
//! This program is adapted from
//! on a scope.
//!
//! - ePWM1A is on GPIO0
//! - ePWM1B is on GPIO1
//! - ePWM2A is on GPIO2
//! - ePWM2B is on GPIO3
//! - ePWM3A is on GPIO4
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//! - ePWM3B is on GPIO5
//! - ePWM4A is on GPIO6
//! - ePWM4B is on GPIO7
//
//###########################################################################
// ✩TI Release: F2837xD Support Library v120 ✩
// ✩Release Date: Fri Aug 22 15:22:27 CDT 2014 ✩
//###########################################################################
#include "F28x_Project.h" // Device Headerfile and Examples Include File
#include "CEDC.h"
// Prototype statements for functions found within this file.
//definitions for selecting ADC resolution
#define RESOLUTION_12BIT 0 //12-bit resolution
#define RESOLUTION_16BIT 1 //16-bit resolution (not supported for all variants)
//definitions for selecting ADC signal mode
#define SIGNAL_SINGLE 0 //single-ended channel conversions (12-bit mode only)
#define SIGNAL_DIFFERENTIAL 1 //differential pair channel conversions
#define RESULTS_BUFFER_SIZE 256
Uint16 AdccResults[RESULTS_BUFFER_SIZE];
Uint16 resultsIndex;
Uint16 bufferFull;
void ConfigureADC(void);
//void ConfigureEPWM(void);
void SetupADCEpwm(Uint16 channel);
interrupt void adca1_isr(void);
//interrupt void adcb1_isr(void);
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//interrupt void adcc1_isr(void);
// Global variables used in this example
void main(void)
{
enable = 0;
// Step 1. Initialize System Control:
// PLL, WatchDog, enable Peripheral Clocks
// This example function is found in the F2837xD_SysCtrl.c file.
InitSysCtrl();
// Step 2. Initialize GPIO:
// This example function is found in the F2837xD_Gpio.c file and
// illustrates how to set the GPIO to its default state.
InitGpio();
// Step 3. Clear all interrupts and initialize PIE vector table:
// Disable CPU interrupts
DINT;
// Initialize the PIE control registers to their default state.
// The default state is all PIE interrupts disabled and flags
// are cleared.
// This function is found in the F2837xD_PieCtrl.c file.
InitPieCtrl();
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// Disable CPU interrupts and clear all CPU interrupt flags:
IER = 0x0000;
IFR = 0x0000;
// Initialize the PIE vector table with pointers to the shell Interrupt
// Service Routines (ISR).
// This will populate the entire table, even if the interrupt
// is not used in this example. This is useful for debug purposes.
// The shell ISR routines are found in F2837xD_DefaultIsr.c.
// This function is found in F2837xD_PieVect.c.
InitPieVectTable();
// Interrupts that are used in this example are re-mapped to
// ISR functions found within this file.
EALLOW; // This is needed to write to EALLOW protected registers
PieVectTable.TIMER0_INT = &cpu_timer0_isr;
EDIS; // This is needed to disable write to EALLOW protected registers
// Step 4. Initialize all the Device Peripherals:
// This function is found in F28M36x_InitPeripherals.c
// InitPeripherals(); // Not required for this example
//ADC Added
//Map ISR functions
EALLOW;
PieVectTable.ADCA1_INT = &adca1_isr; //function for ADCA interrupt 1
// PieVectTable.ADCA2_INT = &adcb1_isr; //function for ADCA interrupt 2
// PieVectTable.ADCA3_INT = &adcc1_isr; //function for ADCA interrupt 3
EDIS;
129
//Configure the ADC and power it up
ConfigureADC();
//Configure the ePWM
// ConfigureEPWM();
//Setup the ADC for ePWM triggered conversions on channel 0
SetupADCEpwm(4);
//Enable global Interrupts and higher priority real-time debug events: -
redundant
// IER |= M_INT1; //Enable group 1 interrupts
// EINT; // Enable Global interrupt INTM
// ERTM; // Enable Global realtime interrupt DBGM
//enable PIE interrupt
PieCtrlRegs.PIEIER1.bit.INTx1 = 1;
//sync ePWM
EALLOW;
CpuSysRegs.PCLKCR0.bit.TBCLKSYNC = 1;
//end adc added
// Initialize the ePWM
EALLOW;
CpuSysRegs.PCLKCR0.bit.TBCLKSYNC =0; // disable PWM timer
ClkCfgRegs.PERCLKDIVSEL.bit.EPWMCLKDIV = 0;
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EDIS;
Init_phase_shifted_pwm(); // Initial PWM for phase shifted operation
Init_cputimer_sin_TMU(); // Initialize cputimer 1 for interrupt
EALLOW;
CpuSysRegs.PCLKCR0.bit.TBCLKSYNC =1; // start PWM timer
EDIS;
// Step 5. User specific code, enable interrupts:
// Enable CPU int1 which is connected to CPU-Timer 0,
IER |= M_INT1;
// Enable TINT0 in the PIE: Group 1 interrupt 7
PieCtrlRegs.PIEIER1.bit.INTx7 = 1;
// Enable EPWM INTn in the PIE: Group 3 interrupt 1-3
PieCtrlRegs.PIEIER3.bit.INTx1 = 1;
// Enable global Interrupts and higher priority real-time debug events:
EINT; // Enable Global interrupt INTM
ERTM; // Enable Global realtime interrupt DBGM
// Step 6. IDLE loop. Just sit and loop forever (optional):
for(;;)
{
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asm (" NOP");
}
}
//Write ADC configurations and power up the ADC for ADC A
void ConfigureADC(void)
{
EALLOW;
//write configurations
AdcaRegs.ADCCTL2.bit.PRESCALE = 6; //set ADCCLK divider to /4
AdcaRegs.ADCCTL2.bit.RESOLUTION = RESOLUTION_12BIT;
AdcaRegs.ADCCTL2.bit.SIGNALMODE = SIGNAL_SINGLE;
//Set pulse positions to late
AdcaRegs.ADCCTL1.bit.INTPULSEPOS = 1;
//power up the ADC
AdcaRegs.ADCCTL1.bit.ADCPWDNZ = 1;
//delay for 1ms to allow ADC time to power up
DELAY_US(1000);
EDIS;
}
void SetupADCEpwm(Uint16 channel)
{
Uint16 acqps;
//determine minimum acquisition window (in SYSCLKS) based on resolution
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if(RESOLUTION_12BIT == AdcaRegs.ADCCTL2.bit.RESOLUTION){
acqps = 14; //75ns
}
else { //resolution is 16-bit
acqps = 63; //320ns
}
//Select the channels to convert and end of conversion flag
EALLOW;
AdcaRegs.ADCSOC0CTL.bit.CHSEL = 4; //SOC0 will convert pin A4
AdcaRegs.ADCSOC0CTL.bit.ACQPS = acqps; //sample window is 100 SYSCLK cycles
AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 7; //trigger on ePWM2 SOCA/C
AdcaRegs.ADCINTSEL1N2.bit.INT1SEL = 0; //end of SOC0 will set INT1 flag
AdcaRegs.ADCINTSEL1N2.bit.INT1E = 1; //enable INT1 flag
AdcaRegs.ADCINTSEL1N2.bit.INT1CONT = 0;
AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //make sure INT1 flag is cleared
AdcaRegs.ADCSOC1CTL.bit.CHSEL = 4; //SOC0 will convert pin A4
AdcaRegs.ADCSOC1CTL.bit.ACQPS = acqps; //sample window is 100 SYSCLK cycles
AdcaRegs.ADCSOC1CTL.bit.TRIGSEL = 9; //trigger on ePWM3 SOCA/C
AdcaRegs.ADCINTSEL1N2.bit.INT1SEL = 0; //end of SOC0 will set INT1 flag
AdcaRegs.ADCINTSEL1N2.bit.INT1E = 1; //enable INT1 flag
AdcaRegs.ADCINTSEL1N2.bit.INT1CONT = 0;
AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //make sure INT1 flag is cleared
AdcaRegs.ADCSOC2CTL.bit.CHSEL = 4; //SOC0 will convert pin A4
AdcaRegs.ADCSOC2CTL.bit.ACQPS = acqps; //sample window is 100 SYSCLK cycles
AdcaRegs.ADCSOC2CTL.bit.TRIGSEL = 11; //trigger on ePWM4 SOCA/C
AdcaRegs.ADCINTSEL1N2.bit.INT1SEL = 0; //end of SOC0 will set INT1 flag
AdcaRegs.ADCINTSEL1N2.bit.INT1E = 1; //enable INT1 flag
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AdcaRegs.ADCINTSEL1N2.bit.INT1CONT = 0;
AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //make sure INT1 flag is cleared
}
interrupt void adca1_isr(void)
{
AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //clear INT1 flag
PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;
}
A.1.2 CEDC Control Code
/*
* CEDC.c
*
* Author: Andrew Stillwell
*/
#include "F28x_Project.h" // Device Headerfile and Examples Include File
#include "CEDC.h"
// Global variable definitions
float main_duty = DUTY;
int32 enable = 3;
int32 dir;
// Local variable definiations
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//int32 num_levels;
int32 period; // period of the ePWM counter
int32 deadtime_r = 5; // deadtime - Yutian had 2 - 16 for 2A ZVS
int32 deadtime_f = 5;
int32 phase = 360/(num_levels-1); // phase shift of each ePWM, in degrees
int32 sysclk = 200000; // system clock, in kHz
int32 num_points = 1000;
int32 flag1 = 0;
float ps2_float;
float ps3_float;
float ps4_float;
float vreada;
float vreadb;
float vreadc;
float vavg;
float vavga;
float vavgb;
float vavgc;
float erra;
float errb;
float errc;
float hyst = 0.005; // hysterisis window, can go smaller with less noise on
measurements
float dbound = 0.30; // limit the amount that the Periods Tx can change this is
quick fix
float tempa;
float tempb;
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float tempc;
// switch periods
float ds2 = DUTY; //EPWM2 Duty - Switch S3
float ds3 = DUTY; //EPWM3 Duty - Switch S2
float ds4 = DUTY; //EPWM4 Duty - Switch S1
// PWM periods
float t1;
float t2;
float t3;
float t1k;
float t2k;
float t3k;
float deff;
int32 ps2; // phase shift for ePWM2
int32 ps3;
int32 ps4;
int32 adcindex = 1;
int32 avg = 256; //number of samples to avg
float error = 0.0;
float k = 0.0004;
float k2 = 0.00004;
// Functino definitions
void Init_cputimer_sin_TMU()
{
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// CPU Timer 0
// Make sure timer is stopped:
CpuTimer0Regs.TCR.bit.TSS = 1;
// Initialize timer period to maximum:
int32 timer0_period = sysclk*1000/fundamental_frequency/num_points;
CpuTimer0Regs.PRD.all = timer0_period;
// Initialize pre-scale counter to divide by 1 (SYSCLKOUT):
CpuTimer0Regs.TPR.all = 0;
CpuTimer0Regs.TPRH.all = 0;
// Reload all counter register with period value:
CpuTimer0Regs.TCR.bit.TRB = 1;
CpuTimer0Regs.TCR.bit.TIE = 1; // Enable timer 0 interrupt
// Start the timer
CpuTimer0Regs.TCR.bit.TSS = 0;
}
void Init_phase_shifted_pwm()
{
// enable PWM1, PWM2, PWM3, PWM4, PWM5, PWM6
CpuSysRegs.PCLKCR2.bit.EPWM1=1;
CpuSysRegs.PCLKCR2.bit.EPWM2=1;
CpuSysRegs.PCLKCR2.bit.EPWM3=1;
CpuSysRegs.PCLKCR2.bit.EPWM4=1;
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// Initialize GPIO pins for ePWM1, ePWM2, ePWM3, ePWM4, ePWM5, ePWM6
// These functions are in the F28M36x_EPwm.c file
InitEPwm2Gpio();
InitEPwm3Gpio();
InitEPwm4Gpio();
// default period size
t1 = 1/(num_levels-1);
t2 = t1;
t3 = t1;
t1k = t1;
t2k = t1;
t3k = t1;
period = sysclk/switching_frequency; // ePWM timer period
// Calculated Deff
if(DUTY < (1/3.0)){
deff = DUTY*3.0;
}
else if( DUTY < 2/3.0){
deff = (DUTY - 1/3.0)*3.0;
}
else{
deff = (DUTY - 2/3.0)*3.0;
}
// Phase shift for each ePWM
dir = 1;
ps4_float = 0;
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ps3_float = (phase*1.0/360.0);
ps2_float = (phase*2.0/360.0);
ps2=period*ps2_float;
ps3=period*ps3_float;
ps4=period*ps4_float;
InitEPwm_1(); // Initialize each ePWM
InitEPwm_2();
InitEPwm_3();
InitEPwm_4();
}
void InitEPwm_1()
{
EPwm1Regs.TBPRD = period; // Set timer period
EPwm1Regs.TBCTR = 0x0000; // Clear counter
// Setup TBCLK
EPwm1Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP; // Count up
EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE; // Disable phase loading for the
first ePWM, this becomes the master ePWM
EPwm1Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1; // Clock ratio to SYSCLKOUT
EPwm1Regs.TBCTL.bit.CLKDIV = TB_DIV1; // Same frequency as main clock
EPwm1Regs.TBCTL.bit.SYNCOSEL = TB_CTR_ZERO; // send sync output signal when
counter is zero
// Setup compare
EPwm1Regs.CMPA.bit.CMPA = period*main_duty; // initial 50% duty ratio
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// Set actions
EPwm1Regs.AQCTLA.bit.CAU = AQ_CLEAR; // Set PWM3A on Zero
EPwm1Regs.AQCTLA.bit.ZRO = AQ_SET;
// Active high complementary PWMs and Setup the deadband
EPwm1Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;
EPwm1Regs.DBCTL.bit.POLSEL = DB_ACTV_HIC;
EPwm1Regs.DBCTL.bit.IN_MODE = DBA_ALL;
EPwm1Regs.DBRED = deadtime_r;
EPwm1Regs.DBFED = deadtime_f;
//setup for ADC conversions
EPwm1Regs.ETSEL.bit.SOCAEN = 1; // Disable SOC on A group
// EPwm1Regs.ETSEL.bit.SOCASEL = ET_CTR_ZERO; // Select SOC on up-count
EPwm1Regs.ETSEL.bit.SOCASEL = ET_CTR_PRD;
EPwm1Regs.ETPS.bit.SOCAPRD = 1; // Generate pulse on 1st event
}
void InitEPwm_2()
{
EPwm2Regs.TBPRD = period; // Set timer period
EPwm2Regs.TBPHS.bit.TBPHS = ps2; // Phase is 0
EPwm2Regs.TBCTR = 0x0000; // Clear counter
// Setup TBCLK
EPwm2Regs.TBCTL.bit.PHSDIR = dir;
EPwm2Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP; // Count up
EPwm2Regs.TBCTL.bit.PHSEN = TB_ENABLE; // Enable phase loading
EPwm2Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1; // Clock ratio to SYSCLKOUT
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EPwm2Regs.TBCTL.bit.CLKDIV = TB_DIV1; // Same frequency as main clock
EPwm2Regs.TBCTL.bit.SYNCOSEL = TB_SYNC_IN; // pass sync in to sync out
// Setup compare
EPwm2Regs.CMPA.bit.CMPA = period*main_duty; // initial 50% duty ratio
// Set actions
EPwm2Regs.AQCTLA.bit.CAU = AQ_CLEAR; // Set PWM3A on Zero
EPwm2Regs.AQCTLA.bit.ZRO = AQ_SET;
// Active high complementary PWMs - Setup the deadband
EPwm2Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;
EPwm2Regs.DBCTL.bit.POLSEL = DB_ACTV_HIC;
EPwm2Regs.DBCTL.bit.IN_MODE = DBA_ALL;
EPwm2Regs.DBRED = deadtime_r;
EPwm2Regs.DBFED = deadtime_f;
//setup for ADC conversions
EPwm2Regs.ETSEL.bit.SOCAEN = 1; // Disable SOC on A group
// EPwm2Regs.ETSEL.bit.SOCASEL = ET_CTR_ZERO; // Select SOC on up-count
EPwm2Regs.ETSEL.bit.SOCASEL = ET_CTRU_CMPB;
EPwm2Regs.ETPS.bit.SOCAPRD = 1; // Generate pulse on 1st event
}
void InitEPwm_3()
{
EPwm3Regs.TBPRD = period; // Set timer period
EPwm3Regs.TBPHS.bit.TBPHS = ps3; //
EPwm3Regs.TBCTR = 0x0000; // Clear counter
// Setup TBCLK
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EPwm3Regs.TBCTL.bit.PHSDIR = dir;
EPwm3Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP; // Count up
EPwm3Regs.TBCTL.bit.PHSEN = TB_ENABLE; // Enable phase loading
EPwm3Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1; // Clock ratio to SYSCLKOUT
EPwm3Regs.TBCTL.bit.CLKDIV = TB_DIV1; // Same frequency as main clock
EPwm3Regs.TBCTL.bit.SYNCOSEL = TB_SYNC_IN; // pass sync in to sync out
// Setup compare
EPwm3Regs.CMPA.bit.CMPA = period*main_duty; // initial 50% duty ratio
// Set actions
EPwm3Regs.AQCTLA.bit.CAU = AQ_CLEAR; // Set PWM3A on Zero
EPwm3Regs.AQCTLA.bit.ZRO = AQ_SET;
// Active high complementary PWMs - Setup the deadband
EPwm3Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;
EPwm3Regs.DBCTL.bit.POLSEL = DB_ACTV_HIC;
EPwm3Regs.DBCTL.bit.IN_MODE = DBA_ALL;
EPwm3Regs.DBRED = deadtime_r;
EPwm3Regs.DBFED = deadtime_f;
//setup for ADC conversions
EPwm3Regs.ETSEL.bit.SOCAEN = 1; // Disable SOC on A group
//EPwm3Regs.ETSEL.bit.SOCASEL = ET_CTR_ZERO; // Select SOC on up-count
EPwm3Regs.ETSEL.bit.SOCASEL = ET_CTRU_CMPB;
EPwm3Regs.ETPS.bit.SOCAPRD = 1; // Generate pulse on 1st event
}
void InitEPwm_4()
{
EPwm4Regs.TBPRD = period; // Set timer period
EPwm4Regs.TBPHS.bit.TBPHS = ps4; //
EPwm4Regs.TBCTR = 0x0000; // Clear counter
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// Setup TBCLK
EPwm4Regs.TBCTL.bit.PHSDIR = dir;
EPwm4Regs.TBCTL.bit.CTRMODE = TB_COUNT_UP; // Count up
EPwm4Regs.TBCTL.bit.PHSEN = TB_ENABLE; // Enable phase loading
EPwm4Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1; // Clock ratio to SYSCLKOUT
EPwm4Regs.TBCTL.bit.CLKDIV = TB_DIV1; // Same frequency as main clock
EPwm4Regs.TBCTL.bit.SYNCOSEL = TB_SYNC_IN; // pass sync in to sync out
// Setup compare
EPwm4Regs.CMPA.bit.CMPA = period*main_duty; // initial 50% duty ratio
// Set actions
EPwm4Regs.AQCTLA.bit.CAU = AQ_CLEAR; // Set PWM3A on Zero
EPwm4Regs.AQCTLA.bit.ZRO = AQ_SET;
// Active high complementary PWMs - Setup the deadband
EPwm4Regs.DBCTL.bit.OUT_MODE = DB_FULL_ENABLE;
EPwm4Regs.DBCTL.bit.POLSEL = DB_ACTV_HIC;
EPwm4Regs.DBCTL.bit.IN_MODE = DBA_ALL;
EPwm4Regs.DBRED = deadtime_r;
EPwm4Regs.DBFED = deadtime_f;
//setup for ADC conversions
EPwm4Regs.ETSEL.bit.SOCAEN = 1; // Disable SOC on A group
//EPwm4Regs.ETSEL.bit.SOCASEL = ET_CTR_ZERO; // Select SOC on up-count
EPwm4Regs.ETSEL.bit.SOCASEL = ET_CTRU_CMPB;
EPwm4Regs.ETPS.bit.SOCAPRD = 1; // Generate pulse on 1st event
}
__interrupt void cpu_timer0_isr(void)
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{index++;
vreada = 3.3*AdcaResultRegs.ADCRESULT0/(float)4096;
vreadb = 3.3*AdcaResultRegs.ADCRESULT1/(float)4096;
vreadc = 3.3*AdcaResultRegs.ADCRESULT2/(float)4096; //minor calibration
// Average "avg" number of samples
if (adcindex==(avg)){
vavga = tempa/avg;
vavgb = tempb/avg;
vavgc = tempc/avg;
adcindex = 0;
tempa = 0;
tempb = 0;
tempc = 0;
}
else{
tempa = tempa + vreada;
tempb = tempb + vreadb;
tempc = tempc + vreadc;
adcindex++;
}
//CEDC active balancing
if(enable==3){
if(main_duty < (1/3.0)){
deff = main_duty*3.0;
}
else if( main_duty < 2/3.0){
deff = (main_duty - 1/3.0)*3.0;
}
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else{
deff = (main_duty - 2/3.0)*3.0;
}
vavg = (vavga + vavgb + vavgc)/3;
erra = vavga - vavg;
errb = vavgb - vavg;
errc = vavgc - vavg;
//this part looks to be same for all duty cycles
// This is just the proportional control, executed on the valley current
// that is furthest from the average
if (fabs(errc) > hyst && fabs(errc) > fabs(erra) && fabs(errc) >
fabs(errb) ){
t1 = t1k - k*errc; // if errc is high, need to lower T1
t1 = Limitchk(t1);
t3 = t3 + (t1k-t1)/2; // adjust T3 by half in opposite dir
t2 = t2 + (t1k-t1)/2; // adjust T2 by half in opposite dir
}
else if (fabs(erra) > hyst && fabs(erra) > fabs(errb)){
t2 = t2k - k*erra; // if erra is high, need to lower T2
t2 = Limitchk(t2);
t1 = t1 + (t2k-t2)/2; // adjust T1 by half in opposite dir
t3 = t3 + (t2k-t2)/2; // adjust d6 by half in opposite dir
}
else if (fabs(errb) > hyst){
t3 = t3k - k*errb; // if errb is high, need to Lower T3
t3 = Limitchk(t3);
t1 = t1 + (t3k-t3)/2; // adjust T1 by half in opposite dir
t2 = t2 + (t3k-t3)/2; // adjust T2 by half in opposite dir
145
}if (main_duty < 1/3.0){
//update off times and phase shifts, this part should be specific to
duty cycle range
// set EPWM variables
ps3 = t2*period;
ps2 = ps3 + t1*period;
ds2 = deff*t1;
ds3 = deff*t2;
ds4 = deff*t3;
}
else if(main_duty < 2/3.0){
//update off times and phase shifts, this part should be specific to
duty cycle range
ds2 = t1 + deff*t2;
ds3 = t2 + deff*t3;
ds4 = t3 + deff*t1;
ps3 = t2*period;
ps2 = ps3 + t1*period;
}
else if(main_duty < 1.0){
//this part is NOT the same for all duty cycles
ds2 = t1 + t2 + deff*t3;
ds3 = t2 + t3 + deff*t1;
ds4 = t1 + t3 + deff*t2;
ps3 = t2*period;
ps2 = ps3 + t1*period;
}
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}// update prior sample variables, used mainly to ensure we don’t go too far
out of range
t1k = t1;
t2k = t2;
t3k = t3;
//period = sysclk/switching_frequency;
//ps3=period*ps3_float;
//ps4=period*ps4_float;
//ps5=period*ps5_float;
//this is for changing duty cycle but no active balancing
// update duty ratio in ePWMs
EPwm4Regs.CMPA.bit.CMPA = period*ds4;
EPwm4Regs.TBPHS.bit.TBPHS = ps4;
EPwm4Regs.TBPRD = period;
EPwm3Regs.CMPA.bit.CMPA = period*ds3;
EPwm3Regs.TBPHS.bit.TBPHS = ps3;
EPwm3Regs.TBPRD = period;
EPwm2Regs.CMPA.bit.CMPA = period*ds2;
EPwm2Regs.TBPHS.bit.TBPHS = ps2;
EPwm2Regs.TBPRD = period;
EPwm1Regs.TBPRD = period;
PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;
}
// simple function to check limits of duty cycles
double Limitchk(double a){
if(a > (1/(num_levels-1) + dbound)){
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a = 1/(num_levels-1) + dbound;
}
else if(a < (1/(num_levels-1) - dbound)){
a = 1/(num_levels-1) - dbound;
}
return a;
}
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